{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,9]],"date-time":"2026-09-09T14:00:02Z","timestamp":1788962402433,"version":"build-2803163510"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/cicc.2015.7338477","type":"proceedings-article","created":{"date-parts":[[2015,11,30]],"date-time":"2015-11-30T21:52:45Z","timestamp":1448920365000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["A novel switched-capacitor-filter based low-area and fast-locking PLL"],"prefix":"10.1109","author":[{"given":"Mezyad","family":"Amourah","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Morgan","family":"Whately","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"74","article-title":"An offset-cancelled CMOS clock-recovery\/demux with a half-rate linear phase detector for 2.5 Gbp\/s optical communication","author":"larsson","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref3","first-page":"124","article-title":"Adaptive bandwidth DLL's and PLL's using regulated supply CMOS buffers","author":"sidiropoulos","year":"0","journal-title":"2000 Symposium on VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2158754"},{"key":"ref5","article-title":"A Sub-200fs RMS Jitter Capacitor Multiplier Loop Filter-Based PLL in 28nm CMOS for High-Speed Serial Communication Applications","author":"\u00e7atli","year":"2013","journal-title":"CICC"},{"key":"ref7","first-page":"331","article-title":"Area Efficient Low Noise Low Spur Architecture APLL","author":"pu","year":"2012","journal-title":"IEEE Trans Circuits Syst -I"},{"key":"ref2","article-title":"Semiconductor Integrated Circuit Having Built-in PLL Circuit","author":"kimura","year":"2005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"}],"event":{"name":"2015 IEEE Custom Integrated Circuits Conference - CICC 2015","location":"San Jose, CA, USA","start":{"date-parts":[[2015,9,28]]},"end":{"date-parts":[[2015,9,30]]}},"container-title":["2015 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7321938\/7338356\/07338477.pdf?arnumber=7338477","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T01:49:36Z","timestamp":1490406576000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7338477\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc.2015.7338477","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}