{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T16:21:17Z","timestamp":1792945277465,"version":"4.5.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/cicc.2017.7993610","type":"proceedings-article","created":{"date-parts":[[2017,8,3]],"date-time":"2017-08-03T20:23:27Z","timestamp":1501791807000},"page":"1-4","source":"Crossref","is-referenced-by-count":19,"title":["A DRAM based physical unclonable function capable of generating &gt;10<sup>32<\/sup> Challenge Response Pairs per 1Kbit array for secure chip authentication"],"prefix":"10.1109","author":[{"given":"Qianying","family":"Tang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chen","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Woong","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gyuseong","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongsun","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris. H.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref3","article-title":"PUF-Physical Unclonable Functions-Protecting Next-Generation Smart Card ICs with SRAM-based PUFs","year":"2013","journal-title":"NXP Semiconductors N V"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330625"},{"key":"ref5","first-page":"547","article-title":"Field Tolerant Dynamic Intrinsic Chip ID Using 32 nm High-K\/Metal Gate SOI Embedded DRAM","volume":"47","author":"rosenblatt","year":"2012","journal-title":"JSSC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378190"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"}],"event":{"name":"2017 IEEE Custom Integrated Circuits Conference (CICC)","location":"Austin, TX, USA","start":{"date-parts":[[2017,4,30]]},"end":{"date-parts":[[2017,5,3]]}},"container-title":["2017 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7986634\/7993450\/07993610.pdf?arnumber=7993610","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,16]],"date-time":"2017-08-16T15:52:15Z","timestamp":1502898735000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7993610\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2017.7993610","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}