{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T23:55:41Z","timestamp":1776470141704,"version":"3.51.2"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/cicc.2017.7993628","type":"proceedings-article","created":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T16:07:33Z","timestamp":1502294853000},"page":"1-4","source":"Crossref","is-referenced-by-count":58,"title":["Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells"],"prefix":"10.1109","author":[{"given":"X.","family":"Guo","sequence":"first","affiliation":[]},{"given":"F. Merrikh","family":"Bayat","sequence":"additional","affiliation":[]},{"given":"M.","family":"Prezioso","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"B.","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"N.","family":"Do","sequence":"additional","affiliation":[]},{"given":"D. B.","family":"Strukov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2245351"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/16.543035"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150267"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00118"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2171346"},{"key":"ref5","first-page":"504","article-title":"A 1 TOPS\/W analog deep machine-learning engine with floating-gate storage in 0.13 µm CMOS","author":"lu","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169048"},{"key":"ref7","year":"0","journal-title":"Superflash Technology Overview"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1162\/089976698300017052"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"ref1","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"}],"event":{"name":"2017 IEEE Custom Integrated Circuits Conference (CICC)","location":"Austin, TX","start":{"date-parts":[[2017,4,30]]},"end":{"date-parts":[[2017,5,3]]}},"container-title":["2017 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7986634\/7993450\/07993628.pdf?arnumber=7993628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,29]],"date-time":"2017-08-29T15:38:21Z","timestamp":1504021101000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7993628\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2017.7993628","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}