{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T08:44:43Z","timestamp":1743497083520,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/cicc.2017.7993675","type":"proceedings-article","created":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T20:07:33Z","timestamp":1502309253000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 0.951 ps<inf>rms<\/inf> period jitter, 3.2% modulation range, DSM-free, spread-spectrum PLL"],"prefix":"10.1109","author":[{"given":"Hyuk","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuki","family":"Sobue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koichi","family":"Hamashita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433839"},{"key":"ref3","first-page":"70","article-title":"A reconfigurable distributed all-digital clock generator core with SSC and skew correction in 22nm high-k tri-gate LP CMOS","author":"li","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1584","DOI":"10.1109\/5.542410","article-title":"Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization","volume":"84","author":"enz","year":"1999","journal-title":"Proc IEEE"},{"key":"ref5","first-page":"260","article-title":"A 1.22ps integrated-jitter 0.25-tp-4GHz fractional-N ADPLL in 16nm FinFET CMOS","author":"tsai","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"160","article-title":"Spread-spectrum clock generator for serial ATA using fractional PLL controlled by ?? modulator with level shifter","author":"kokubo","year":"2005","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"184","article-title":"Dual-loop spread-spectrum clock generator","author":"li","year":"1999","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2017 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2017,4,30]]},"location":"Austin, TX","end":{"date-parts":[[2017,5,3]]}},"container-title":["2017 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7986634\/7993450\/07993675.pdf?arnumber=7993675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,2]],"date-time":"2019-10-02T05:42:39Z","timestamp":1569994959000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7993675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2017.7993675","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}