{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:04:36Z","timestamp":1725537876728},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/cicc.2017.7993688","type":"proceedings-article","created":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T20:07:33Z","timestamp":1502309253000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A 256kb 6T self-tuning SRAM with extended 0.38V\u20131.2V operating range using multiple read\/write assists and V<inf>MIN<\/inf> tracking canary sensors"],"prefix":"10.1109","author":[{"given":"Arijit","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"Ningxi","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Harsh N.","family":"Patel","sequence":"additional","affiliation":[]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[]},{"given":"John","family":"Poulton","sequence":"additional","affiliation":[]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"17.3 A 28nm 256kb 6T-SRAM with 280mV improvement in VMIN using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858424"},{"key":"ref6","first-page":"158","article-title":"A 1.3uW, 5pJ\/cycle Sub-threshold MSP430 Processor in 90nm xLP FDSOI for Energy-efficient loT Applications","author":"roy","year":"2016","journal-title":"Intl Symposium on Quality Electronic Design (ISQED)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144450"},{"key":"ref8","first-page":"1","article-title":"A 130nm canary SRAM for SRAM dynamic write VMIN tracking across voltage, frequency, and temperature variations","author":"banerjee","year":"2015","journal-title":"IEEE CICC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2027543"},{"key":"ref2","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433818"}],"event":{"name":"2017 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2017,4,30]]},"location":"Austin, TX","end":{"date-parts":[[2017,5,3]]}},"container-title":["2017 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7986634\/7993450\/07993688.pdf?arnumber=7993688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,7]],"date-time":"2017-09-07T01:11:33Z","timestamp":1504746693000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7993688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2017.7993688","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}