{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:27:46Z","timestamp":1725708466432},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/cicc.2017.7993698","type":"proceedings-article","created":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T16:07:33Z","timestamp":1502294853000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 12-\/14-bit, 4\/2MSPS, 0.085mm<sup>2<\/sup> SAR ADC in 65nm using novel residue boosting"],"prefix":"10.1109","author":[{"given":"Joonsung","family":"Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnaswamy","family":"Nagaraj","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikel","family":"Ash","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ajay","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"272","article-title":"A 71 dB-SNDR 50MS\/s 4.2 mW CMOS SAR ADC by SNR Enhancement Techniques Utilizing Noise","author":"morie","year":"13","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"1","article-title":"A 10.5-b ENOB 645nW 100kS\/s SAR ADC with Statistical Estimation Based Noise Reduction","author":"chen","year":"2015","journal-title":"IEEE CICC"},{"article-title":"Adaptive Clocking for Analog-to-Digital Conversion","year":"2015","author":"nagaraj","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177094"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858451"},{"key":"ref1","first-page":"200","article-title":"A 1.5 mW 68 dB SNDR 80 MS\/s 2x Interleaved SAR Assisted Pipelined ADC in 28 nm CMOS","author":"van der goes","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2017 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2017,4,30]]},"location":"Austin, TX","end":{"date-parts":[[2017,5,3]]}},"container-title":["2017 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7986634\/7993450\/07993698.pdf?arnumber=7993698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,6]],"date-time":"2017-09-06T21:11:25Z","timestamp":1504732285000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7993698\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2017.7993698","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}