{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:24:21Z","timestamp":1772645061141,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/cicc.2017.7993701","type":"proceedings-article","created":{"date-parts":[[2017,8,9]],"date-time":"2017-08-09T20:07:33Z","timestamp":1502309253000},"page":"1-4","source":"Crossref","is-referenced-by-count":15,"title":["A 73dB SNDR 20MS\/s 1.28mW SAR-TDC using hybrid two-step quantization"],"prefix":"10.1109","author":[{"given":"Jason","family":"Muhlestein","sequence":"first","affiliation":[]},{"given":"Spencer","family":"Leuenberger","sequence":"additional","affiliation":[]},{"given":"Hyuk","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Yang","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231330"},{"key":"ref3","first-page":"35","article-title":"A 0.4V 2.02fJ\/conversion-step 10-bit Hybrid SAR ADC with Time-domain Quantizer in 90nm CMOS","author":"chen","year":"2014","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref10","first-page":"474","article-title":"A 31.3fJ\/conversion-step 70.4dB SNDR 30MS\/s 1.2V Two-step Pipelined ADC in 0.13?m CMOS","author":"lee","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"1","article-title":"A Hybrid SAR-VCO ?? ADC with First-order Noise Shaping","author":"sanyal","year":"2014","journal-title":"IEEE CICC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293019"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884330"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858451"},{"key":"ref9","first-page":"272","article-title":"A 71 dB-SNDR 50MS\/s 4.2 mW CMOS SAR ADC by SNR Enhancement Techniques Utilizing Noise","author":"morie","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"}],"event":{"name":"2017 IEEE Custom Integrated Circuits Conference (CICC)","location":"Austin, TX","start":{"date-parts":[[2017,4,30]]},"end":{"date-parts":[[2017,5,3]]}},"container-title":["2017 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7986634\/7993450\/07993701.pdf?arnumber=7993701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,7]],"date-time":"2017-09-07T01:11:20Z","timestamp":1504746680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7993701\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2017.7993701","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}