{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T02:31:43Z","timestamp":1768444303161,"version":"3.49.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/cicc.2018.8357060","type":"proceedings-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T21:27:22Z","timestamp":1526678842000},"page":"1-8","source":"Crossref","is-referenced-by-count":31,"title":["Analog\/mixed-signal design challenges in 7-nm CMOS and beyond"],"prefix":"10.1109","author":[{"given":"Alvin L. S.","family":"Loke","sequence":"first","affiliation":[]},{"given":"Da","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Tin Tin","family":"Wee","sequence":"additional","affiliation":[]},{"given":"Jonathan L.","family":"Holland","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Isakanian","sequence":"additional","affiliation":[]},{"given":"Kern","family":"Rim","sequence":"additional","affiliation":[]},{"given":"Sam","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jacob S.","family":"Schneider","sequence":"additional","affiliation":[]},{"given":"Giri","family":"Nallapati","sequence":"additional","affiliation":[]},{"given":"Sreeker","family":"Dundigal","sequence":"additional","affiliation":[]},{"given":"Hasnain","family":"Lakdawala","sequence":"additional","affiliation":[]},{"given":"Behnam","family":"Amelifard","sequence":"additional","affiliation":[]},{"given":"Chulkyu","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Betty","family":"McGovern","sequence":"additional","affiliation":[]},{"given":"Paul S.","family":"Holdaway","sequence":"additional","affiliation":[]},{"given":"Xiaohua","family":"Kong","sequence":"additional","affiliation":[]},{"given":"Burton M.","family":"Leary","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","article-title":"New layout dependency in high-Klmetal gate MOSFETs","author":"hamaguchi","year":"2011","journal-title":"IEEE IEDM"},{"key":"ref32","author":"xi","year":"2003","journal-title":"BSIM4 3 0 MOSFET Model User's Manual Regents of Univ California at Berkeley"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175792"},{"key":"ref30","article-title":"Layout-induced stress effects in 14nm & 10nm finFETs and their impact on performance","author":"garcia bardon","year":"2013","journal-title":"IEEE Symp VLSI Technology"},{"key":"ref10","article-title":"SoC scaling challenges in the era of the single digit technology nodes","author":"yang","year":"2017","journal-title":"Int Workshop Advanced Patterning Solutions"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2006.4493084"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588589"},{"key":"ref13","article-title":"A spacer patterning technology for nanoscale CMOS","volume":"49","author":"choi","year":"2002","journal-title":"IEEE Trans Electron Devices"},{"key":"ref14","article-title":"A 10nm high performance and low-power CMOS technology featuring 3rd generation finFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects","author":"auth","year":"2017","journal-title":"IEEE IEDM"},{"key":"ref15","article-title":"Design and process technology co-optimization with SADP BEOL in sub-10nm SRAM bitcell","author":"woo","year":"2015","journal-title":"IEEE IEDM"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090400"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055355"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796628"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904419"},{"key":"ref28","article-title":"Design and technology co-optimization for mobile SoCs","author":"terzioglu","year":"2015","journal-title":"IEEE ICICDT Keynote"},{"key":"ref4","article-title":"Si finFET based 10nm technology with multi Vt gate stack for low power and high performance applications","author":"cho","year":"2016","journal-title":"IEEE Symp VLSI Technology"},{"key":"ref27","article-title":"ADT7461 ±1°C temperature monitor with series resistance cancellation","year":"2014","journal-title":"ON Semiconductor Pub No ADT7461\/D"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724591"},{"key":"ref6","article-title":"High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors","author":"packan","year":"2009","journal-title":"IEEE IEDM"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617407"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838333"},{"key":"ref8","article-title":"Analog\/RF wonderland: circuit and technology co-optimization in advanced finFET technology","author":"hsueh","year":"2016","journal-title":"IEEE Symp VLSI Technology"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2009.E-3-2L"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870240"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405845"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568758"},{"key":"ref22","article-title":"10 nm high performance mobile SoC design and technology co-developed for performance, power, and area scaling","author":"yang","year":"2017","journal-title":"IEEE Symp VLSI Technology"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724597"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894381"},{"key":"ref23","article-title":"Device challenges for scaled analog-RF","author":"hsueh","year":"2017","journal-title":"IEEE Symp VLSI Technology Short Course"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.760378"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047076"}],"event":{"name":"2018 IEEE Custom Integrated Circuits Conference (CICC)","location":"San Diego, CA","start":{"date-parts":[[2018,4,8]]},"end":{"date-parts":[[2018,4,11]]}},"container-title":["2018 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8355238\/8357004\/08357060.pdf?arnumber=8357060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:52:54Z","timestamp":1643176374000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/cicc.2018.8357060","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}