{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T01:19:06Z","timestamp":1768267146083,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/cicc.2018.8357063","type":"proceedings-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T21:27:22Z","timestamp":1526678842000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Compact modeling and simulation of accelerated circuit aging"],"prefix":"10.1109","author":[{"given":"Devyani","family":"Patra","sequence":"first","affiliation":[]},{"given":"Jiayang","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Runsheng","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Mehdi","family":"Katoozi","sequence":"additional","affiliation":[]},{"given":"Ethan H.","family":"Cannon","sequence":"additional","affiliation":[]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2503920"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936351"},{"key":"ref6","article-title":"Technology scaling and reliability: Challenges and opportunities","volume":"20","author":"huard","year":"2015","journal-title":"IEDM"},{"key":"ref5","first-page":"509","article-title":"Compact modeling and simulation of circuit reliability for 65-nm CMOS technology","volume":"7","author":"wang","year":"2007","journal-title":"IEEE TDMR"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2007.4437525"},{"key":"ref7","article-title":"Systematical study of 14nm FinFET reliability: From device level stress to product HTOL","author":"liu","year":"2015","journal-title":"IRPS 2F 3 1-2F 3 5"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2456893"},{"key":"ref1","year":"2011","journal-title":"Synopsys MOS Device Aging Analysis with HSPICE and CustomSim"}],"event":{"name":"2018 IEEE Custom Integrated Circuits Conference (CICC)","location":"San Diego, CA","start":{"date-parts":[[2018,4,8]]},"end":{"date-parts":[[2018,4,11]]}},"container-title":["2018 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8355238\/8357004\/08357063.pdf?arnumber=8357063","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T05:49:31Z","timestamp":1643176171000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357063\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc.2018.8357063","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}