{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T16:04:42Z","timestamp":1774022682848,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/cicc.2018.8357064","type":"proceedings-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T21:27:22Z","timestamp":1526678842000},"page":"1-4","source":"Crossref","is-referenced-by-count":12,"title":["9.1x Error acceptable adaptive artificial neural network coupled LDPC ECC for charge-trap and floating-gate 3D-NAND flash memories"],"prefix":"10.1109","author":[{"given":"Toshiki","family":"Nakamura","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiaki","family":"Deguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"3.3.1","article-title":"A Floating Gate Based 3D NAND Technology With CMOS Under Array","author":"parat","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref3","first-page":"78","article-title":"Comprehensive evaluation of early retention (fast charge loss within a few seconds) characteristics in tube-type 3-D NAND Flash Memory","author":"choi","year":"2016","journal-title":"Symp VLSI Tech"},{"key":"ref6","first-page":"424","article-title":"Over-10x-Extended-Lifetime 76%-Reduced-Error Solid-State Drives (SSDs) with Error-Prediction LDPC Architecture and Error-Recovery Scheme","author":"tanakamaru","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","article-title":"Memory Expansion Technology Using Software-Controlled SSD","author":"kazama","year":"2017","journal-title":"Flash Memory Summit"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.53.024201"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870331"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939077"}],"event":{"name":"2018 IEEE Custom Integrated Circuits Conference (CICC)","location":"San Diego, CA","start":{"date-parts":[[2018,4,8]]},"end":{"date-parts":[[2018,4,11]]}},"container-title":["2018 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8355238\/8357004\/08357064.pdf?arnumber=8357064","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T06:08:22Z","timestamp":1643177302000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357064\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc.2018.8357064","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}