{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T12:40:24Z","timestamp":1763642424569,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/cicc.2018.8357067","type":"proceedings-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T17:27:22Z","timestamp":1526664442000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Cascaded and resonant SRAM supply boosting for ultra-low voltage cognitive IoT applications"],"prefix":"10.1109","author":[{"given":"Rajiv V.","family":"Joshi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew M.","family":"Ziegler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Swaminathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nandhini","family":"Chandramoorthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 0.094um2 High Density and Aging Resilient 8T SRAM with 14nm FinFET Technology Featuring 560mV Vmin with Read and Write Assist","author":"koo","year":"2015","journal-title":"Dig Symp VLSI Circuits"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.2011.5746307"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/JSSC.2016.2628772"},{"key":"ref5","article-title":"14nm FinFET Based Supply Voltage Boosting Techniques for Extreme Low Vmin Operation","author":"joshi","year":"2015","journal-title":"Dig Symp VLSI Circuits"},{"year":"0","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/CICC.2017.7993686"},{"key":"ref2","article-title":"Capacitive Coupling Wordline Boosting with Self Induced Vcc Collapse for Write Vmin Reduction in 22nm 8T SRAM","author":"kulkarni","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"year":"0","journal-title":"The MNIST Database of Handwritten Digits","key":"ref9"},{"key":"ref1","article-title":"A 0.6 V, 1.5 GHz 84 Mb SRAM in 14nm FinFET CMOS Technology with Capacitive Charge-Sharing Write Assist Circuitry","volume":"51","author":"karl","year":"2016","journal-title":"IEEE Journal of Solid State Circuits (JSSC)"}],"event":{"name":"2018 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2018,4,8]]},"location":"San Diego, CA","end":{"date-parts":[[2018,4,11]]}},"container-title":["2018 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8355238\/8357004\/08357067.pdf?arnumber=8357067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T01:08:26Z","timestamp":1643159306000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357067\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/cicc.2018.8357067","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}