{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T11:11:00Z","timestamp":1763809860550,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/cicc.2018.8357077","type":"proceedings-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T21:27:22Z","timestamp":1526678842000},"page":"1-8","source":"Crossref","is-referenced-by-count":27,"title":["Ground-referenced signaling for intra-chip and short-reach chip-to-chip interconnects"],"prefix":"10.1109","author":[{"given":"Walker J.","family":"Turner","sequence":"first","affiliation":[]},{"given":"John W.","family":"Poulton","sequence":"additional","affiliation":[]},{"given":"John M.","family":"Wilson","sequence":"additional","affiliation":[]},{"given":"Xi","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Stephen G.","family":"Tell","sequence":"additional","affiliation":[]},{"given":"Matthew","family":"Fojtik","sequence":"additional","affiliation":[]},{"given":"Thomas H.","family":"Greer","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Zimmer","sequence":"additional","affiliation":[]},{"given":"Sanquan","family":"Song","sequence":"additional","affiliation":[]},{"given":"Nikola","family":"Nedovic","sequence":"additional","affiliation":[]},{"given":"Sudhir S.","family":"Kudva","sequence":"additional","affiliation":[]},{"given":"Sunil R.","family":"Sudhakaran","sequence":"additional","affiliation":[]},{"given":"Rizwan","family":"Bashirullah","sequence":"additional","affiliation":[]},{"given":"Wenxu","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417967"},{"key":"ref3","first-page":"2861","article-title":"A 0.6pJ\/b 3Gb\/s\/ch Transceiver in 0.18um CMOS for 10mm On-chip Interconnects","author":"bae","year":"2008","journal-title":"Proc ISCAS"},{"key":"ref10","article-title":"MOSFET Sense Amplifier Circuit","author":"johnson","year":"1983","journal-title":"Mostek Corporation"},{"key":"ref6","first-page":"402","article-title":"A Scalable 0.128-to-1 Tb\/s 0.8-to-2.6pJ\/b 64-Lane Parallel I\/O in 32nm CMOS","volume":"23","author":"mansuri","year":"2013","journal-title":"Proc ISSCC"},{"key":"ref11","article-title":"A 1.15pJ\/b 25Gb\/s\/pin Ground-Referenced Single-Ended Serial Link for Off-and On-Package Communication in 16nm CMOS using a Process-and Temperature-Adaptive Voltage Regulator","author":"wilson","year":"2018","journal-title":"Proc ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062928"},{"key":"ref8","first-page":"3206","article-title":"A 0.54pJ\/b 20Gb\/s Ground-Referenced Single-Ended Short-Haul Serial Link in 28nm CMOS for Advanced Packaging Applications","volume":"48","author":"poulton","year":"2013","journal-title":"IEEE JSSC"},{"key":"ref7","first-page":"1","article-title":"A 1-V 10-Gb\/s\/pin Single-Ended Transceiver with Controllable Active-Inductor-Based Driver and Adaptively Calibrated Cascaded-Equalizer for Post-LPDDR4 Interfaces","author":"song","year":"2017","journal-title":"IEEE Trans Circuits Syst 1 Reg Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref9","first-page":"457","article-title":"A Self-Terminating Low-Voltage Swing CMOS Output Driver","volume":"23","author":"knigt","year":"1988","journal-title":"IEEE JSSC"},{"key":"ref1","first-page":"262","article-title":"A 95fJ\/b Current-Mode Transceiver for 10mm On-Chip Interconnect","volume":"14","author":"lee","year":"2013","journal-title":"Proc ISSCC"}],"event":{"name":"2018 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2018,4,8]]},"location":"San Diego, CA","end":{"date-parts":[[2018,4,11]]}},"container-title":["2018 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8355238\/8357004\/08357077.pdf?arnumber=8357077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T20:13:20Z","timestamp":1527884000000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/cicc.2018.8357077","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}