{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T16:18:46Z","timestamp":1759335526987},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/cicc.2018.8357107","type":"proceedings-article","created":{"date-parts":[[2018,5,18]],"date-time":"2018-05-18T17:27:22Z","timestamp":1526664442000},"page":"1-145","source":"Crossref","is-referenced-by-count":10,"title":["High speed pipelined ADCs: Fundamentals and variants"],"prefix":"10.1109","author":[{"given":"Ahmed M. A.","family":"Ali","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858760"},{"journal-title":"Calibration methods and structures for pipelined converter systems","year":"2011","author":"ali","key":"ref11"},{"journal-title":"Correlation-based background calibration of pipelined converters with reduced power penalty","year":"2010","author":"ali","key":"ref12"},{"journal-title":"Pipelined converter systems with enhanced accuracy","year":"2007","author":"ali","key":"ref13"},{"journal-title":"Method and device for improving convergence time in correlation-based algorithms","year":"2014","author":"ali","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el:20000610"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821306"},{"key":"ref18","article-title":"Split ADC” Architecture for Deterministic Digital Background Calibration of a 16-bit1-MS\/s ADC","author":"mcneill","year":"2005","journal-title":"IEEE TCAS-I"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892154"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2073194"},{"key":"ref6","first-page":"468","article-title":"A 5GS\/s 150mW 10b SHA-Less Pipelined\/SAR Hybrid ADC in 28nm CMOS","author":"brandolini","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2151510"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215754"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977358"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/PBCS026E"},{"journal-title":"Methods and structures that reduce memory effects in analog-to-digital converters","year":"2005","author":"ali","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234320"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2007.907950"}],"event":{"name":"2018 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2018,4,8]]},"location":"San Diego, CA","end":{"date-parts":[[2018,4,11]]}},"container-title":["2018 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8355238\/8357004\/08357107.pdf?arnumber=8357107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,1]],"date-time":"2018-06-01T16:13:07Z","timestamp":1527869587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8357107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/cicc.2018.8357107","relation":{},"subject":[],"published":{"date-parts":[[2018,4]]}}}