{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:34:50Z","timestamp":1781886890532,"version":"3.54.5"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/cicc.2019.8780174","type":"proceedings-article","created":{"date-parts":[[2019,8,2]],"date-time":"2019-08-02T00:03:04Z","timestamp":1564704184000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A 3mW 6b 4GS\/s Subranging ADC with Adaptive Offset-Adjustable Comparators"],"prefix":"10.1109","author":[{"given":"Chung-Ming","family":"Yang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tai-Haur","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"466","article-title":"A 5.5mW 6b 5GS\/ 4 ×-interleaved 3b\/cycle SAR ADC in 65nm CMOS","author":"chan","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418106"},{"key":"ref6","first-page":"264","article-title":"An 8.5mW 5GSs 6b flash ADC with dynamic offset calibration in 32nm CMOS SOI","author":"vanessa","year":"2013","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref5","first-page":"382","article-title":"A 20GHz-BW 6b 10GS\/s 32mW time-interleaved SAR ADC with master T&H in 28nm UTBB FDSOI technology","author":"le tual","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"128","article-title":"A 16-mW 8-bit 1-GS\/s subranging ADC in 55nm CMOS","author":"chung","year":"2011","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref1","first-page":"1","article-title":"A 23mW 24GS\/s 6b time-interleaved hybrid two-step ADC in 28nm CMOS","author":"xu","year":"2016","journal-title":"IEEE Symp on VLSI Circuits"}],"event":{"name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","location":"Austin, TX, USA","start":{"date-parts":[[2019,4,14]]},"end":{"date-parts":[[2019,4,17]]}},"container-title":["2019 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8767369\/8780115\/08780174.pdf?arnumber=8780174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:51:20Z","timestamp":1658155880000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8780174\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc.2019.8780174","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}