{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T10:23:57Z","timestamp":1777631037720,"version":"3.51.4"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/cicc.2019.8780244","type":"proceedings-article","created":{"date-parts":[[2019,8,2]],"date-time":"2019-08-02T00:03:04Z","timestamp":1564704184000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["A Low Cost 100 MHz 2-Stage PSiP and Evolution to a Co-Packaged\/Fully-Integrated Voltage Regulator for SoC Power Delivery"],"prefix":"10.1109","author":[{"given":"James T.","family":"Doyle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathon C.","family":"Stiff","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santosh","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aysel","family":"Yildiz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","article-title":"Thin film inductors for integrated power conversion","author":"sturchen","year":"0","journal-title":"APEC 2017 Components Reliability and Manufacturing Innovations for 3D Power Packaging"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2239157"},{"key":"ref11","first-page":"1","article-title":"Impact of the control on the size of the output capacitor in the integration of Buck converters","author":"cortes","year":"2014","journal-title":"Proc Int Conf Integr Power Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EMCEurope.2014.6931052"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2346770"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803493"},{"key":"ref15","first-page":"80","article-title":"A 6A 40 MHz four-phase ZDS hysteretic DC-DC converter with 118 mV droop and 230 ns response time for a 5A\/5 ns load transient","author":"song","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2011.2119380"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2169309"},{"key":"ref18","first-page":"1","article-title":"An 80% peak efficiency, 0.84 mWsleep power consumption, fully-integrated DC-DC converter with buck\/LDO mode control","author":"gong","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref19","first-page":"1","article-title":"An integrated four-phase buck converter delivering 1 A\/mm 2 with 700 ps controller delay and network-on-chip load in 45-nmSOI","author":"sturcken","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2502058"},{"key":"ref4","first-page":"1","article-title":"Review of high frequency, highly integrated inductive DC-DC converters","author":"neveu","year":"2014","journal-title":"Proc Int Conf Integr Power Syst"},{"key":"ref27","article-title":"Type III compensator design for power converters","author":"cao","year":"2011","journal-title":"Power Electronics Technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2242094"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2304875"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2198891"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2011.2158659"},{"key":"ref8","first-page":"1","article-title":"A 1.8V 30-to-70 MHz 87% peak-efficiency 0.32 mm2 4-phase time-based buck converter consuming 3 A\/MHz quiescent current in 65 nm CMOS","author":"kim","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref7","first-page":"432","article-title":"FIVR—fully integrated voltage regulators on 4th generation intel core SoCs","author":"burton","year":"2014","journal-title":"Proc IEEE Annu Applied Power Electronics Conf and Expo"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2012.2235084"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-005-6757-6"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2242713"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2009.5316334"},{"key":"ref22","first-page":"98","article-title":"Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 microprocessor","author":"toprak-deniz","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","author":"blanken","year":"0","journal-title":"A 50 MHz Bandwidth Multi-Mode PA Supply Modulator for GSM EDGE and UMTS Application"},{"key":"ref24","first-page":"432","article-title":"FIVR—Fully integrated voltage regulators on 4th generation Intel Core SoCs","author":"burton","year":"2014","journal-title":"Proc APEC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221237"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2759117"},{"key":"ref25","first-page":"1","article-title":"A 500 MHz, 68% efficient, fully on-die digitally controlled buck voltage regulator on 22 nm tri-gate CMOS","author":"krishnamurthy","year":"2014","journal-title":"Proc VLSIC"}],"event":{"name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","location":"Austin, TX, USA","start":{"date-parts":[[2019,4,14]]},"end":{"date-parts":[[2019,4,17]]}},"container-title":["2019 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8767369\/8780115\/08780244.pdf?arnumber=8780244","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:51:21Z","timestamp":1658155881000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8780244\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/cicc.2019.8780244","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}