{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:51:29Z","timestamp":1725594689225},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/cicc.2019.8780340","type":"proceedings-article","created":{"date-parts":[[2019,8,1]],"date-time":"2019-08-01T20:03:04Z","timestamp":1564689784000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A 1.5pJ\/bit, 5-to-10Gbps Forwarded-Clock I\/O with Per-Lane Clock De-Skew in a Low Power 28nm CMOS Process"],"prefix":"10.1109","author":[{"given":"Anup","family":"Jose","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valentin","family":"Abramzon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Elzeftawi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyunglok","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Younghoon","family":"Song","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiva","family":"Moballegh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jalil","family":"Kamali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Amirkhany","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279052"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433826"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2412688"},{"key":"ref2","first-page":"156","article-title":"A 47×10Gb\/s 1.4mW\/(Gb\/s) parallel interface in 45nm CMOS","author":"o'mahony","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"journal-title":"MIPI Alliance Specification for D-PHY version 1 2","year":"2016","key":"ref1"}],"event":{"name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2019,4,14]]},"location":"Austin, TX, USA","end":{"date-parts":[[2019,4,17]]}},"container-title":["2019 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8767369\/8780115\/08780340.pdf?arnumber=8780340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:51:21Z","timestamp":1658141481000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8780340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/cicc.2019.8780340","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}