{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:53:24Z","timestamp":1725764004235},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T00:00:00Z","timestamp":1554076800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1109\/cicc.2019.8780368","type":"proceedings-article","created":{"date-parts":[[2019,8,2]],"date-time":"2019-08-02T00:03:04Z","timestamp":1564704184000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A 40\/30 MS\/s Dual-Mode Pipelined ADC with Error Averaging Techniques in 90nm CMOS Achieving 71.2\/74.5 dB SNDR over the Entire Nyquist Bandwidth"],"prefix":"10.1109","author":[{"given":"Tsung-Chih","family":"Hung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tai-Haur","family":"Kuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"458","article-title":"A 1 mW 71.5 dB SNDR 50MS\/s 13b fully differential ring-amplifier-based SAR-assisted pipeline ADC","author":"lim","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870468"},{"article-title":"ADC Performance Survey 1997-2018","year":"0","author":"murmann","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844160"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008562"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858373"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541467"},{"key":"ref2","first-page":"204","article-title":"A 21mW 15b 48MS\/s Zero-Crossing pipeline ADC in 0.13?m CMOS with 74dB SNDR","author":"chang","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"474","article-title":"A 31.3fJ\/conversion-step 70.4dB SNDR 30MS\/s 1.2V two-step pipelined ADC in 0.13?m CMOS","author":"lee","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"186","article-title":"A 16b 80MS\/s 100mW 77.6dB SNR CMOS pipeline ADC","author":"brunsilius","year":"2011","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2019 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2019,4,14]]},"location":"Austin, TX, USA","end":{"date-parts":[[2019,4,17]]}},"container-title":["2019 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8767369\/8780115\/08780368.pdf?arnumber=8780368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:51:21Z","timestamp":1658155881000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8780368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc.2019.8780368","relation":{},"subject":[],"published":{"date-parts":[[2019,4]]}}}