{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:46:09Z","timestamp":1776955569308,"version":"3.51.4"},"reference-count":39,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/cicc48029.2020.9075913","type":"proceedings-article","created":{"date-parts":[[2020,4,24]],"date-time":"2020-04-24T00:53:24Z","timestamp":1587689604000},"page":"1-8","source":"Crossref","is-referenced-by-count":18,"title":["HL5: A 32-bit RISC-V Processor Designed with High-Level Synthesis"],"prefix":"10.1109","author":[{"given":"Paolo","family":"Mantovani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Margelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Giri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"The Rocket chip generator","author":"asanovic","year":"2016","journal-title":"UC Berkeley EECS Dept"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269223"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878319"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227847"},{"key":"ref30","author":"ghenassia","year":"2010","journal-title":"Transaction-Level Modeling With SystemC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456900"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681612"},{"key":"ref35","first-page":"898","article-title":"Coordinated transformations for high-level synthesis of high performance microprocessor blocks","author":"gupta","year":"0","journal-title":"Proc of DAC"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393299"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847284"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.381800"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2013.6662524"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905018"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657039"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2017.7939656"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763223"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"ref28","first-page":"1","article-title":"Slow and steady wins the race?","author":"schiavone","year":"2017","journal-title":"Proc of PATMOS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2544850"},{"key":"ref27","year":"0","journal-title":"PULP Platform"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.67"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SARNOF.2016.7846753"},{"key":"ref8","first-page":"217","article-title":"On the automation of high level synthesis of convolutional neural networks","author":"sozzo","year":"2016","journal-title":"Proc of International Parallel and Distributed Processing Symposium Workshops (IPDPSW)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2889287.2889299"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"ref9","first-page":"435","article-title":"System-level optimization of accelerator local memory for heterogeneous systems-on-chip","volume":"36","author":"pilato","year":"2017","journal-title":"IEEE Trans on CAD"},{"key":"ref1","author":"corp","year":"0","journal-title":"Licensing royalty and service revenues for 3rdParty SIP Market analysis and forecast for 2015"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1498","DOI":"10.1109\/43.898828","article-title":"EDA challenges facing future microprocessor design","volume":"19","author":"kam","year":"2000","journal-title":"IEEE Trans on CAD"},{"key":"ref22","first-page":"10","article-title":"Computing's energy problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"ISSCC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1941487.1941507"},{"key":"ref24","year":"0","journal-title":"RISC-V Foundation"},{"key":"ref23","article-title":"Instruction sets should be free: The case for RISC-V","author":"asanovi?","year":"2014","journal-title":"UC Berkeley EECS Dept"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"ref25","article-title":"RISC-V offers simple, modular ISA","author":"kanter","year":"2016","journal-title":"Microprocessor Report"}],"event":{"name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2020,3,22]]},"end":{"date-parts":[[2020,3,25]]}},"container-title":["2020 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9060424\/9075871\/09075913.pdf?arnumber=9075913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:40:50Z","timestamp":1656344450000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9075913\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/cicc48029.2020.9075913","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}