{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:35:30Z","timestamp":1761395730332},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/cicc48029.2020.9075920","type":"proceedings-article","created":{"date-parts":[[2020,4,24]],"date-time":"2020-04-24T00:53:24Z","timestamp":1587689604000},"page":"1-8","source":"Crossref","is-referenced-by-count":5,"title":["Short-Reach and Pin-Efficient Interfaces Using Correlated NRZ"],"prefix":"10.1109","author":[{"given":"Armin","family":"Tajalli","sequence":"first","affiliation":[]},{"given":"Mani Bastani","family":"Parizi","sequence":"additional","affiliation":[]},{"given":"Dario Albino","family":"Carnelli","sequence":"additional","affiliation":[]},{"given":"Chen","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Kiarash","family":"Gharibdoust","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Hassanin","sequence":"additional","affiliation":[]},{"given":"Klaas","family":"Hofstra","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Holden","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Hormati","sequence":"additional","affiliation":[]},{"given":"John","family":"Keay","sequence":"additional","affiliation":[]},{"given":"Amin","family":"Shokrollahi","sequence":"additional","affiliation":[]},{"given":"David","family":"Stauffer","sequence":"additional","affiliation":[]},{"given":"Richard","family":"Simpson","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Stewart","sequence":"additional","affiliation":[]},{"given":"Giuseppe","family":"Surace","sequence":"additional","affiliation":[]},{"given":"Omid Talebi","family":"Amiri","sequence":"additional","affiliation":[]},{"given":"Anton","family":"Tschank","sequence":"additional","affiliation":[]},{"given":"Roger","family":"Ulrich","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Walter","sequence":"additional","affiliation":[]},{"given":"Anant","family":"Singh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el.2017.1747"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310291"},{"key":"ref4","article-title":"Chord signaling for highspeed data movement","author":"tajalli","year":"2019","journal-title":"Solid State IEEE Commun Mag"},{"key":"ref3","article-title":"A 1.02pJ\/b 417Gb\/s\/mm USR Link in 16 nm FinFET","author":"tajalli","year":"2019","journal-title":"IEEE VLSI Circuits Symp"},{"key":"ref6","article-title":"Methods and circuits for efficient processing and detection of balanced codes","author":"tajalli","year":"0","journal-title":"U S Patent"},{"key":"ref5","article-title":"Orthogonal differential vector signaling","author":"cronie","year":"0","journal-title":"U S Patent Application"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1965.3680"},{"journal-title":"JEDEC","article-title":"Multi-wire multi-level I\/O standard","year":"2016","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417967"},{"key":"ref1","article-title":"Arch2030: A vision of computer architecture research over the next 15 years","author":"ceze","year":"0","journal-title":"A Computing Community Consortium (CCC) white paper 2016"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494043"}],"event":{"name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2020,3,22]]},"location":"Boston, MA, USA","end":{"date-parts":[[2020,3,25]]}},"container-title":["2020 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9060424\/9075871\/09075920.pdf?arnumber=9075920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:45:37Z","timestamp":1656344737000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9075920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/cicc48029.2020.9075920","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}