{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T11:06:28Z","timestamp":1773313588790,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1109\/cicc48029.2020.9075942","type":"proceedings-article","created":{"date-parts":[[2020,4,23]],"date-time":"2020-04-23T20:53:24Z","timestamp":1587675204000},"page":"1-4","source":"Crossref","is-referenced-by-count":20,"title":["A 1.5GS\/s 8b Pipelined-SAR ADC with Output Level Shifting Settling Technique in 14nm CMOS"],"prefix":"10.1109","author":[{"given":"Yuanming","family":"Zhu","sequence":"first","affiliation":[]},{"given":"Shengchang","family":"Cai","sequence":"additional","affiliation":[]},{"given":"Shiva","family":"Kiran","sequence":"additional","affiliation":[]},{"given":"Yang-Hang","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Po-Hsuan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Sebastian","family":"Hoyos","sequence":"additional","affiliation":[]},{"given":"Samuel","family":"Palermo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006312"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870467"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780191"},{"key":"ref5","article-title":"A >3GHz ERBW 1.1GS\/s 8B two-step SAR ADC with recursive-weight DAC","author":"chen","year":"0","journal-title":"IEEE VLSI Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870371"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357008"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2844603"}],"event":{"name":"2020 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2020,3,22]]},"end":{"date-parts":[[2020,3,25]]}},"container-title":["2020 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9060424\/9075871\/09075942.pdf?arnumber=9075942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:40:50Z","timestamp":1656330050000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9075942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc48029.2020.9075942","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}