{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:36:25Z","timestamp":1725701785629},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/cicc51472.2021.9431439","type":"proceedings-article","created":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T23:18:05Z","timestamp":1621293485000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["A 3.2GHz 405fs<sub>rms<\/sub> jitter -237.2dB-FoM<sub>JIT<\/sub> ring-based fractional-N synthesizer using two-step quantization noise cancellation and piecewise-linear nonlinearity correction"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Elmallah","sequence":"first","affiliation":[]},{"given":"Junheng","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Amr","family":"Khashaba","sequence":"additional","affiliation":[]},{"given":"Karim","family":"Megawer","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Elkholy","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780235"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357042"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310351"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"}],"event":{"name":"2021 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2021,4,25]]},"location":"Austin, TX, USA","end":{"date-parts":[[2021,4,30]]}},"container-title":["2021 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9431363\/9431390\/09431439.pdf?arnumber=9431439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:20:37Z","timestamp":1657333237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9431439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/cicc51472.2021.9431439","relation":{},"subject":[],"published":{"date-parts":[[2021,4]]}}}