{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:31:23Z","timestamp":1775665883983,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,4]]},"DOI":"10.1109\/cicc51472.2021.9431555","type":"proceedings-article","created":{"date-parts":[[2021,5,17]],"date-time":"2021-05-17T23:18:05Z","timestamp":1621293485000},"page":"1-2","source":"Crossref","is-referenced-by-count":28,"title":["A 256Gb\/s\/mm-shoreline AIB-Compatible 16nm FinFET CMOS Chiplet for 2.5D Integration with Stratix 10 FPGA on EMIB and Tiling on Silicon Interposer"],"prefix":"10.1109","author":[{"given":"Chester","family":"Liu","sequence":"first","affiliation":[]},{"given":"Jacob","family":"Botimer","sequence":"additional","affiliation":[]},{"given":"Zhengya","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Accelerating Innovation Through A Standard Chiplet Interface: The Advanced Interface Bus (AIB)","author":"kehlet","year":"0","journal-title":"Intel White Paper"},{"key":"ref3","article-title":"JSSC","author":"poulton","year":"2019"},{"key":"ref5","article-title":"ISSCC","author":"greenhill","year":"2017"},{"key":"ref2","article-title":"VLSI Circuits","author":"zimmer","year":"2019"},{"key":"ref1","article-title":"VLSI Circuits","author":"lin","year":"2019"}],"event":{"name":"2021 IEEE Custom Integrated Circuits Conference (CICC)","location":"Austin, TX, USA","start":{"date-parts":[[2021,4,25]]},"end":{"date-parts":[[2021,4,30]]}},"container-title":["2021 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9431363\/9431390\/09431555.pdf?arnumber=9431555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:20:37Z","timestamp":1657333237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9431555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/cicc51472.2021.9431555","relation":{},"subject":[],"published":{"date-parts":[[2021,4]]}}}