{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,31]],"date-time":"2026-10-31T20:03:32Z","timestamp":1793477012242,"version":"4.5.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/cicc53496.2022.9772789","type":"proceedings-article","created":{"date-parts":[[2022,5,18]],"date-time":"2022-05-18T15:37:56Z","timestamp":1652888276000},"page":"1-2","source":"Crossref","is-referenced-by-count":18,"title":["An area-efficient 6T-SRAM based Compute-In-Memory architecture with reconfigurable SAR ADCs for energy-efficient deep neural networks in edge ML applications"],"prefix":"10.1109","author":[{"given":"Avishek","family":"Biswas","sequence":"first","affiliation":[{"name":"Kilby Labs, Texas Instruments"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hetul","family":"Sanghvi","sequence":"additional","affiliation":[{"name":"Kilby Labs, Texas Instruments"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mahesh","family":"Mehendale","sequence":"additional","affiliation":[{"name":"Kilby Labs, Texas Instruments"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G","family":"Preet","sequence":"additional","affiliation":[{"name":"Kilby Labs, Texas Instruments"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref5","author":"zhang","year":"2017","journal-title":"Hello Edge Keyword Spotting on Microcontrollers"},{"key":"ref2","article-title":"A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for Al Edge Chips","author":"si","year":"2020","journal-title":"ISSCC"},{"key":"ref1","article-title":"A 351TOPS\/Wand 372.4GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications","author":"dong","year":"2020","journal-title":"ISSCC"}],"event":{"name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","location":"Newport Beach, CA, USA","start":{"date-parts":[[2022,4,24]]},"end":{"date-parts":[[2022,4,27]]}},"container-title":["2022 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9772767\/9772730\/09772789.pdf?arnumber=9772789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T16:57:49Z","timestamp":1656349069000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9772789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/cicc53496.2022.9772789","relation":{},"subject":[],"published":{"date-parts":[[2022,4]]}}}