{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:34:57Z","timestamp":1784997297657,"version":"3.55.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/cicc53496.2022.9772796","type":"proceedings-article","created":{"date-parts":[[2022,5,18]],"date-time":"2022-05-18T15:37:56Z","timestamp":1652888276000},"page":"1-2","source":"Crossref","is-referenced-by-count":8,"title":["A 9GHz 72fs-Total-lntegrated-Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler"],"prefix":"10.1109","author":[{"given":"Francesco","family":"Buccoleri","sequence":"first","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Simone M.","family":"Dartizio","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Francesco","family":"Tesolin","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Avallone","sequence":"additional","affiliation":[{"name":"Infineon Technologies,Villach,Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alessio","family":"Santiccioli","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Agata","family":"Iesurum","sequence":"additional","affiliation":[{"name":"University of Padova,Padova,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giovanni","family":"Steffan","sequence":"additional","affiliation":[{"name":"Infineon Technologies,Villach,Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea","family":"Bevilacqua","sequence":"additional","affiliation":[{"name":"University of Padova,Padova,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Bertulessi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dmytro","family":"Cherniak","sequence":"additional","affiliation":[{"name":"Infineon Technologies,Villach,Austria"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Carlo","family":"Samori","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrea L.","family":"Lacaita","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salvatore","family":"Levantino","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milano,Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC51843.2021.9490476"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365775"},{"key":"ref5","article-title":"A Fractional-N Synthesizer with 110fsrms Jitter and a Reference Quadrupler for Wideband 802.11ax","author":"song","year":"2019","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365850"},{"key":"ref1","article-title":"A 66fsrms Jitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking","author":"santiccioli","year":"2020","journal-title":"ISSCC"}],"event":{"name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","location":"Newport Beach, CA, USA","start":{"date-parts":[[2022,4,24]]},"end":{"date-parts":[[2022,4,27]]}},"container-title":["2022 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9772767\/9772730\/09772796.pdf?arnumber=9772796","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,23]],"date-time":"2022-08-23T15:51:42Z","timestamp":1661269902000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9772796\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/cicc53496.2022.9772796","relation":{},"subject":[],"published":{"date-parts":[[2022,4]]}}}