{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,22]],"date-time":"2026-03-22T06:21:54Z","timestamp":1774160514871,"version":"3.50.1"},"reference-count":54,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000006","name":"ONR","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"DARPA","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100013825","name":"CLASS","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100013825","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/cicc53496.2022.9772809","type":"proceedings-article","created":{"date-parts":[[2022,5,18]],"date-time":"2022-05-18T19:37:56Z","timestamp":1652902676000},"page":"1-8","source":"Crossref","is-referenced-by-count":3,"title":["High-Speed Digital-to-Analog Converter Design Towards High Dynamic Range"],"prefix":"10.1109","author":[{"given":"Shiyu","family":"Su","sequence":"first","affiliation":[{"name":"University of Southern,California"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike Shuo-Wei","family":"Chen","sequence":"additional","affiliation":[{"name":"University of Southern,California"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/82.476173"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829968"},{"key":"ref33","article-title":"A wideband ?? digital-RF modulator for high data rate transmitters","author":"jerng","year":"2007","journal-title":"JSSC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825245"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829377"},{"key":"ref30","article-title":"A 12-Bit 2GS\/s Dual-Rate Hybrid DAC with Pulsed-Error Pre-distortion and In-band Noise Cancellation Achieving >74dBc SFDR and <-80dBc IM3 up to 1GHz in 65nm CMOS","author":"su","year":"2016","journal-title":"JSSC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387946"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2543703"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870370"},{"key":"ref34","article-title":"A 10b 600MS\/s multi-mode CMOS DAC for multiple Nyquist zone operation","author":"chen","year":"0","journal-title":"Symp VLSI Circuits"},{"key":"ref28","article-title":"A high efficiency transmitter with a delta-sigma modulator and a noise cancellation circuit","author":"matsuura","year":"2004","journal-title":"ECWT"},{"key":"ref27","article-title":"A 3.6 GHz, 16 mW ?? DAC for a 802.11n\/802.16e transmitter with 30 dB digital power control in 90 nm CMOS","author":"seddighrad","year":"2008","journal-title":"ESSCIRC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2011.6026467"},{"key":"ref2","article-title":"A 7.2 GSa\/s, 14 bit or 12 GSa\/s, 12 bit signal aenerator on a chip in a 165 GHz fT BiCMOS process","author":"van de sande","year":"2012","journal-title":"JSSC"},{"key":"ref1","article-title":"lnP HBT\/Si CMOS-Based 13-b 1.33-Gsps Digital-to-Analoa Converter With > 70-dB SFDR","author":"oyama","year":"2013","journal-title":"JSSC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2871143"},{"key":"ref22","article-title":"An all-digital RF signal generator using high-speed ?? modulators","author":"frappe","year":"2009","journal-title":"JSSC"},{"key":"ref21","first-page":"339","article-title":"Pipelined and Parallel Recursive and Adaptive Filters","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2460375"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048086"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2521903"},{"key":"ref25","article-title":"A fully digital 65 nm CMOS transmitter for the 2.4-to2.7 GHz WiFi\/WiMAX bands using 5.4 GHz ?? RF DACs","author":"pozsgay","year":"2008","journal-title":"ISSCC"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2912338"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906200"},{"key":"ref54","article-title":"SAW-Less Direct RF Transmitter with Multimode Noise Shaping and Tri-Level Time-Approximation Filter","author":"su","year":"2021","journal-title":"JSSC"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036342"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757402"},{"key":"ref10","article-title":"A 10-b 500-MSample\/s CMOS DAC in 0.6-mm2","author":"lin","year":"1998","journal-title":"JSSC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573538"},{"key":"ref40","article-title":"Mismatch shaping for a current-mode multibit delta-sigma DAC","author":"shui","year":"1999","journal-title":"JSSC"},{"key":"ref12","article-title":"A 14-bit intrinsic accuracy Q2 random walk CMOS DAC","author":"van der plas","year":"1999","journal-title":"JSSC"},{"key":"ref13","article-title":"A 12-bit intrinsic accuracy high-speed CMOS DAC","author":"bastos","year":"1999","journal-title":"JSSC"},{"key":"ref14","article-title":"Low-power approaches to high-speed current-steering digltal-to-analog converters in 0.18-um CMOS","author":"mercer","year":"2007","journal-title":"JSSC"},{"key":"ref15","article-title":"A 12b 500MS\/s DAC with > 70dB SFDR up to 120MHz in 0.18um CMOS","author":"doris","year":"2005","journal-title":"ISSCC"},{"key":"ref16","article-title":"Digital approaches to ISI-mitigation in high-resolution oversampled multi-level D\/A converters","author":"ribo","year":"2008","journal-title":"JSSC"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672376"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523270"},{"key":"ref19","article-title":"A 12 bit 1GS\/s dual-rate hybrid DAC with an 8GS\/s unrolled pipeline delta-sigma modulator achieving > 75 dB SFDR over the Nyquist band","author":"su","year":"2015","journal-title":"JSSC"},{"key":"ref4","article-title":"A 14 bit 200 MS\/s DAC with SFDR >78 dBc, IM3 < -83 dBc and NSD < -163 dBm\/Hz Across the Whole Nyquist Band Enabled by dynamic-mismatch mapping","author":"tang","year":"2011","journal-title":"JSSC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749441"},{"key":"ref6","article-title":"A 14b 3\/6GHz current-steering RF DAC in 0.18um CMOS with 66dB ACLR at 2.9GHz","author":"engel","year":"2012","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164302"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361352"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920319"},{"key":"ref49","article-title":"A 0.07-mm2162-mW DAC Achieving >65 dBc SFDR and < -70 dBc IM3 at 10 GS\/s With Output Impedance Compensation and Concentric Parallelogram Routing","author":"huang","year":"2020","journal-title":"JSSC"},{"key":"ref9","article-title":"A 13-Bit 9GS\/s RF DAC-based broadband transmitter in 28nm CMOS","author":"xiao","year":"0","journal-title":"Symp VLSI Circuits"},{"key":"ref46","article-title":"A 12 bit 2.9GS\/s DAC with IM3 < -60dBc Beyond 1GHz in 65nm CMOS","author":"lin","year":"2009","journal-title":"JSSC"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2866819"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310333"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3079111"},{"key":"ref42","article-title":"An ISI Scrambling Technique for Dynamic Element Matching Current-Steering DACs","author":"remple","year":"2021","journal-title":"JSSC"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2042131"},{"key":"ref44","article-title":"A thermometer-like mismatch shaping technique with minimum element transition activity for multibit ?? DACs","author":"sanyal","year":"2014","journal-title":"TCAS-II"},{"key":"ref43","article-title":"A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS\/s and IMD < -61dB at 2.8 GS\/s With DEMDRZ Technique","author":"lin","year":"2014","journal-title":"JSSC"}],"event":{"name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","location":"Newport Beach, CA, USA","start":{"date-parts":[[2022,4,24]]},"end":{"date-parts":[[2022,4,27]]}},"container-title":["2022 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9772767\/9772730\/09772809.pdf?arnumber=9772809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T20:57:58Z","timestamp":1656363478000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9772809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/cicc53496.2022.9772809","relation":{},"subject":[],"published":{"date-parts":[[2022,4]]}}}