{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:54:14Z","timestamp":1793206454430,"version":"4.5.0"},"reference-count":67,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/cicc53496.2022.9772817","type":"proceedings-article","created":{"date-parts":[[2022,5,18]],"date-time":"2022-05-18T19:37:56Z","timestamp":1652902676000},"page":"01-07","source":"Crossref","is-referenced-by-count":31,"title":["Comprehending In-memory Computing Trends via Proper Benchmarking"],"prefix":"10.1109","author":[{"given":"Naresh R.","family":"Shanbhag","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign,Urbana,IL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saion K.","family":"Roy","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign,Urbana,IL,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","article-title":"A 22nm 2Mb ReRAM compute-in-memory macro with 121–28TOPS\/W for multibit MAC computing for tiny AI edae devices","author":"xue","year":"2020","journal-title":"ISSCC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492448"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492362"},{"key":"ref31","article-title":"A 22nm 4Mb 8b-precision ReRAM computing-in-memory macro with 11.91–195.7 TOPS\/W for tiny AI edge devices","author":"xue","year":"2021","journal-title":"ISSCC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref37","article-title":"A maximally row-parallel MRAM in-memory-computing macro addressing readout circuit sensitivity and area","author":"deaville","year":"2021","journal-title":"ESSCRRIC"},{"key":"ref36","article-title":"A 40-nm, 64-Kb, 56.67 TOPS\/W voltage-sensing computing-in-memory\/digital RRAM macro supporting iterative write with verification and online read-disturb detection","author":"yoon","year":"2021","journal-title":"JSSC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431558"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492479"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2018.8461702"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS51828.2021.9458576"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3124757"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2960841"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2869867"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310398"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2021.3130488"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3020286"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502421"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2929502"},{"key":"ref2","article-title":"Fair and comprehensive benchmarking of machine learning processing chips","author":"burr","year":"2021","journal-title":"IEEE Design & Test"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780234"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778160"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778028"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310401"},{"key":"ref25","article-title":"A ternary based bit scalable, 8.80 TOPS\/W CNN accelerator with many-core processing-in-memory architecture with 896K synapses\/mm2","author":"okumura","year":"2019","journal-title":"VLSI"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492476"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062989"},{"key":"ref59","article-title":"Analytical guarantees on numerical precision of deep neural networks","author":"sakr","year":"2017","journal-title":"ICML"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3416344"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778056"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9163015"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162917"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063111"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062984"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492444"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492403"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492492"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062949"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062958"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062995"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC48029.2020.9075883"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2992886"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365958"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365984"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365989"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365788"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431575"},{"key":"ref7","article-title":"A 89 TOPS\/W and 16.3 TOPS\/mm2 all digital SRAM-based full precision compute-in-memory in 22nm for machine-learning edge applications","author":"chih","year":"2021","journal-title":"ISSCC"},{"key":"ref49","article-title":"A 400MHz NPU with 7.8TOPS2\/W high-performance-guaranteed efficiency in 55nm for multi-mode pruning and diverse quantization using pattern-kernel encoding and reconfigurable MAC","author":"tan","year":"2021","journal-title":"CICC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431485"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365928"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365791"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366031"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365943"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3015178"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366045"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365932"}],"event":{"name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","location":"Newport Beach, CA, USA","start":{"date-parts":[[2022,4,24]]},"end":{"date-parts":[[2022,4,27]]}},"container-title":["2022 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9772767\/9772730\/09772817.pdf?arnumber=9772817","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T20:57:47Z","timestamp":1656363467000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9772817\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":67,"URL":"https:\/\/doi.org\/10.1109\/cicc53496.2022.9772817","relation":{},"subject":[],"published":{"date-parts":[[2022,4]]}}}