{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T04:15:26Z","timestamp":1768364126901,"version":"3.49.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,4]]},"DOI":"10.1109\/cicc53496.2022.9772820","type":"proceedings-article","created":{"date-parts":[[2022,5,18]],"date-time":"2022-05-18T15:37:56Z","timestamp":1652888276000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["Interconnect in the Era of 3DIC"],"prefix":"10.1109","author":[{"given":"Shenggao","family":"Li","sequence":"first","affiliation":[{"name":"Cheng-Hsiang Hsieh TSMC Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mu-Shan","family":"Lin","sequence":"additional","affiliation":[{"name":"Cheng-Hsiang Hsieh TSMC Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Chih","family":"Chen","sequence":"additional","affiliation":[{"name":"Cheng-Hsiang Hsieh TSMC Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Chun","family":"Tsai","sequence":"additional","affiliation":[{"name":"Cheng-Hsiang Hsieh TSMC Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2257633"},{"key":"ref11","article-title":"International Roadmap For Devices And Systems","year":"2020","journal-title":"Lithography"},{"key":"ref12","article-title":"Architecting an Energy-Efficient DRAM System for GPUs","author":"chatterjee","year":"0","journal-title":"IEEE International Symposium on High-Performance Comp Architecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322233"},{"key":"ref14","article-title":"Foundry Solutions for 2.5D\/3D Intergration","author":"yu","year":"2021","journal-title":"ISSCC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00145"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00092"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2844615"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809519"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993498"},{"key":"ref4","article-title":"The New Generation of SOI MOSFETs","author":"colinge","year":"2008","journal-title":"Romanian Journal of Information Science and Technology"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/16.249482"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265073"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993635"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref1","author":"mcfarland","year":"1995","journal-title":"Limits of scaling MOSFETS"},{"key":"ref9","article-title":"CMOS Device Technology for the Next Decade (short course)","author":"cai","year":"2021","journal-title":"VLSI"},{"key":"ref20","article-title":"A 7-nm 4-GHz Arm-Core-Based CoWoS Chiplet Design for High-Performance Computing","author":"lin","year":"0","journal-title":"Symposium on VLSI Circuits"},{"key":"ref22","article-title":"A 220GOPS 96-Core Processor with 6 Chiplets 30-Stacked on an Active Interposer Offering 0.6ns\/mm Latency, 3Tb\/s\/mm2 Inter-Chiplet Interconnects and 156mW\/mm2 @ 82%-Peak-Efficiency DC-DC Converters","author":"vivet","year":"2020","journal-title":"ISSCC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492439"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2910618"}],"event":{"name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","location":"Newport Beach, CA, USA","start":{"date-parts":[[2022,4,24]]},"end":{"date-parts":[[2022,4,27]]}},"container-title":["2022 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9772767\/9772730\/09772820.pdf?arnumber=9772820","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T20:57:28Z","timestamp":1768337848000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9772820\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/cicc53496.2022.9772820","relation":{},"subject":[],"published":{"date-parts":[[2022,4]]}}}