{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,3]],"date-time":"2026-03-03T16:15:08Z","timestamp":1772554508508,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,21]],"date-time":"2024-04-21T00:00:00Z","timestamp":1713657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,21]],"date-time":"2024-04-21T00:00:00Z","timestamp":1713657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,21]]},"DOI":"10.1109\/cicc60959.2024.10528971","type":"proceedings-article","created":{"date-parts":[[2024,5,15]],"date-time":"2024-05-15T17:33:58Z","timestamp":1715794438000},"page":"01-08","source":"Crossref","is-referenced-by-count":2,"title":["Digital-to-Analog Converters for 100+ Gb\/s Wireline Transmitters: Architectures, Circuits, and Calibration"],"prefix":"10.1109","author":[{"given":"Timothy","family":"Dickson","sequence":"first","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"Zeynep","family":"Deniz","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"Martin","family":"Cochet","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"John","family":"Bulzacchelli","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"Marcel","family":"Kessel","sequence":"additional","affiliation":[{"name":"1BM Research Zurich"}]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[{"name":"1BM Research Zurich"}]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[{"name":"1BM Research Zurich"}]},{"given":"Jonathan","family":"Proesel","sequence":"additional","affiliation":[{"name":"formerly with IBM T.J. Watson Research Center"}]},{"given":"Herschel","family":"Ainspan","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]},{"given":"Matthias","family":"Br\u00e4ndli","sequence":"additional","affiliation":[{"name":"1BM Research Zurich"}]},{"given":"Mounir","family":"Meghelli","sequence":"additional","affiliation":[{"name":"IBM T.J. Watson Research Center"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067657"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067613"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref4","volume-title":"Adopted IEEE PB02.3dj Timeline","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365752"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365975"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662505"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3228632"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2008.2010061"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939081"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310205"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3108969"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365784"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2008.2006230"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2874040"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977314"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.261999"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366012"},{"key":"ref19","first-page":"178","article-title":"A 2.5Gb\/s CMOS Transimpedance Amplifier Using Novel Active Inductor Load","volume-title":"Proc. 27th IEEE Eur. Solid State Circuits Conf. (ESSCIRC)","author":"Oh","year":"2001"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062924"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7417904"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062934"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365746"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067452"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731636"}],"event":{"name":"2024 IEEE Custom Integrated Circuits Conference (CICC)","location":"Denver, CO, USA","start":{"date-parts":[[2024,4,21]]},"end":{"date-parts":[[2024,4,24]]}},"container-title":["2024 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10528947\/10528954\/10528971.pdf?arnumber=10528971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,16]],"date-time":"2024-05-16T04:55:21Z","timestamp":1715835321000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10528971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,21]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/cicc60959.2024.10528971","relation":{},"subject":[],"published":{"date-parts":[[2024,4,21]]}}}