{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:56:39Z","timestamp":1758124599993},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,21]],"date-time":"2024-04-21T00:00:00Z","timestamp":1713657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,21]],"date-time":"2024-04-21T00:00:00Z","timestamp":1713657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,21]]},"DOI":"10.1109\/cicc60959.2024.10529010","type":"proceedings-article","created":{"date-parts":[[2024,5,15]],"date-time":"2024-05-15T17:33:58Z","timestamp":1715794438000},"page":"1-7","source":"Crossref","is-referenced-by-count":5,"title":["Leveraging Micro-Bump Pitch Scaling to Accelerate Interposer Link Bandwidths for Future High-Performance Compute Applications"],"prefix":"10.1109","author":[{"given":"Walker J.","family":"Turner","sequence":"first","affiliation":[{"name":"NVIDIA,Durham,NC"}]},{"given":"John W.","family":"Poulton","sequence":"additional","affiliation":[{"name":"NVIDIA,Durham,NC"}]},{"given":"Yoshinori","family":"Nishi","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Xi","family":"Chen","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Brian","family":"Zimmer","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Sanquan","family":"Song","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"John M.","family":"Wilson","sequence":"additional","affiliation":[{"name":"NVIDIA,Durham,NC"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[{"name":"NVIDIA,Durham,NC"}]}],"member":"263","reference":[{"key":"ref1","article-title":"MCM\/Chiplet Solutions","author":"Naffziger","year":"2021","journal-title":"ISSCC 2021 Forum on Enabling New System Architectures with 2.5, 3D and Chiplet Technologies"},{"key":"ref2","article-title":"High-NA EUV Progress and Outlook","volume-title":"EUVL Workshop","author":"Van Schoot","year":"2021"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00174"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.23919\/VLSICircuits52068.2021.9492439","article-title":"A 7nm 0.46pJ\/bit 20Gbps with BER 1E-25 Die-to-Die Link Using Minimum Intrinsic Auto Alignment and Noise-Immunity Encode","volume-title":"2021 Symposium on VLSI Technology","author":"Hsu","year":"2021"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185334"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067477"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3232024"}],"event":{"name":"2024 IEEE Custom Integrated Circuits Conference (CICC)","start":{"date-parts":[[2024,4,21]]},"location":"Denver, CO, USA","end":{"date-parts":[[2024,4,24]]}},"container-title":["2024 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10528947\/10528954\/10529010.pdf?arnumber=10529010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,16]],"date-time":"2024-05-16T04:56:13Z","timestamp":1715835373000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10529010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,21]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/cicc60959.2024.10529010","relation":{},"subject":[],"published":{"date-parts":[[2024,4,21]]}}}