{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T15:54:23Z","timestamp":1769270063687,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,4,21]],"date-time":"2024-04-21T00:00:00Z","timestamp":1713657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,4,21]],"date-time":"2024-04-21T00:00:00Z","timestamp":1713657600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,4,21]]},"DOI":"10.1109\/cicc60959.2024.10529011","type":"proceedings-article","created":{"date-parts":[[2024,5,15]],"date-time":"2024-05-15T17:33:58Z","timestamp":1715794438000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["A Distributed Power Supply Scheme with Dropout Voltage in Range 6mv-500mv and a Low Overhead Retention Mode"],"prefix":"10.1109","author":[{"given":"Siddharth","family":"Saxena","sequence":"first","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Sudhir","family":"Kudva","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Vijay","family":"Srinivasan","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Miguel","family":"Rodriguez","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Walter","family":"Li","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Shalimar","family":"Rasheed","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Gaurav","family":"Ajwani","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Tezaswi","family":"Raja","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"Santosh","family":"A","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}]},{"given":"C. Thomas","family":"Gray","sequence":"additional","affiliation":[{"name":"NVIDIA,Durham,NC"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Distributed Network of LDO Microregulators Providing Sub microsecond DVFS and IR Drop Compensation for a 24-Core Microprocessor in 14-nm SOl CMOS","author":"Perez","year":"2020","journal-title":"JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063040"},{"key":"ref3","article-title":"A Distributed Digital LDO with Time-Multiplexing Calibration Loop Achieving 40Almm2 Current Density and 1 mA-to-6.4A Ultra-Wide Load Range in 5nm FinFET CMOS","author":"Jung","journal-title":"ISSCC 2021"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2019.8778117"},{"key":"ref5","article-title":"Zen: An Energy-Efficient High-Performance x 86 Core","author":"Singh","journal-title":"JSSC 2018"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2018.2885217"}],"event":{"name":"2024 IEEE Custom Integrated Circuits Conference (CICC)","location":"Denver, CO, USA","start":{"date-parts":[[2024,4,21]]},"end":{"date-parts":[[2024,4,24]]}},"container-title":["2024 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10528947\/10528954\/10529011.pdf?arnumber=10529011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,16]],"date-time":"2024-05-16T05:07:48Z","timestamp":1715836068000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10529011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,21]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/cicc60959.2024.10529011","relation":{},"subject":[],"published":{"date-parts":[[2024,4,21]]}}}