{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:12:09Z","timestamp":1784995929485,"version":"3.55.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,13]]},"DOI":"10.1109\/cicc63670.2025.10982878","type":"proceedings-article","created":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T17:52:03Z","timestamp":1747677123000},"page":"1-3","source":"Crossref","is-referenced-by-count":3,"title":["A 28nm 20.9-137.2 TOPS\/W Output-Stationary SRAM Compute-in-Memory Macro Featuring Dynamic Look-ahead Zero Weight Skipping and Runtime Partial Sum Quantization"],"prefix":"10.1109","author":[{"given":"Xiaofeng","family":"Hu","sequence":"first","affiliation":[{"name":"Cornell Tech,New York,NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"HanGyeol","family":"Mun","sequence":"additional","affiliation":[{"name":"Cornell Tech,New York,NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian","family":"Meng","sequence":"additional","affiliation":[{"name":"Cornell Tech,New York,NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Liao","sequence":"additional","affiliation":[{"name":"Cornell Tech,New York,NY"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amitesh","family":"Sridharan","sequence":"additional","affiliation":[{"name":"Arizona State University,Tempe,AZ"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-sun","family":"Seo","sequence":"additional","affiliation":[{"name":"Cornell Tech,New York,NY"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454313"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067305"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067260"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067779"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454447"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631368"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529009"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2024.3411608"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529041"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2023.3333290"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2023.3338059"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3043870"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3559009.3569665"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3392717.3392751"},{"key":"ref15","article-title":"Torch2Chip: An End-to-end Customizable Deep Neural Network Compression and Deployment Toolkit for Prototype Hardware Accelerator Design","author":"Meng","year":"2024","journal-title":"MLSys"},{"key":"ref16","article-title":"Up or Down? Adaptive Rounding for Post-Training Quantization","author":"Nagel","year":"2020","journal-title":"ICML"},{"key":"ref17","volume-title":"Neural Network Quantization with AI Model Efficiency Toolkit (AIMET)","author":"Siddegowda","year":"2022"},{"key":"ref18","article-title":"QDrop: Randomly Dropping Quantization for Ex-tremely Low-bit Post-Training Quantization","author":"Wei","year":"2022","journal-title":"ICLR"},{"key":"ref19","article-title":"Learning N:m Fine-grained Structured Sparse Neu-ral Networks From Scratch","author":"Zhou","year":"2021","journal-title":"ICLR"},{"key":"ref20","volume-title":"PyTorch: An Imperative Style, High-Performance Deep Learnina Library","author":"Paszke","year":"2019"},{"key":"ref21","article-title":"Sparse Training via Boosting Pruning Plasticity with Neu-roregeneration","author":"Liu","year":"2021","journal-title":"NeurIPS"}],"event":{"name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2025,4,13]]},"end":{"date-parts":[[2025,4,17]]}},"container-title":["2025 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982532\/10982698\/10982878.pdf?arnumber=10982878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T09:29:15Z","timestamp":1747733355000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10982878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,13]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/cicc63670.2025.10982878","relation":{},"subject":[],"published":{"date-parts":[[2025,4,13]]}}}