{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T03:35:19Z","timestamp":1769916919353,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,13]]},"DOI":"10.1109\/cicc63670.2025.10982938","type":"proceedings-article","created":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T17:52:03Z","timestamp":1747677123000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["A Power-Efficient Jitter-Insensitive 3.2GHz 1-bit CT \u0394\u03a3 ADC with Direct Charge Dump Feedback"],"prefix":"10.1109","author":[{"given":"Yanquan","family":"Luo","sequence":"first","affiliation":[{"name":"Tsinghua University,China"}]},{"given":"Lu","family":"Jie","sequence":"additional","affiliation":[{"name":"Tsinghua University,China"}]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[{"name":"Tsinghua University,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7418012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2018.8357084"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2020.3025573"},{"issue":"5","key":"ref4","article-title":"A continuous-time \u0394\u03a3 Modulator with reduced sensitivity to clock jitter through SCR feedback","volume":"52","author":"Ortmanns","year":"2005","journal-title":"TCAS-I"},{"key":"ref5","article-title":"A 15mW 3.6GS\/s CT-\u0394\u03a3 ADC with 36MHz bandwidth and 83dB DR in 90nm CMOS","author":"Shettigar","year":"2012","journal-title":"ISSCC"},{"issue":"7","key":"ref6","article-title":"Design of Continuous-Time \u0394\u03a3 Modulators With Dual Switched-Capacitor Return-to-Zero DACs","volume":"51","author":"Sukumaran","year":"2016","journal-title":"JSSC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662317"},{"key":"ref8","article-title":"A 71. 4dB SNDR 30MHz BW Continuous-Time Delta-sigma Modulator Using a Time-Interleaved Noise-Shaping Quantizer in 12-nm CMOS","author":"Weng","year":"2019","journal-title":"VLSI"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2014.2364829"},{"key":"ref10","article-title":"A Beyond-the-rail Audio CT \u0394\u03a3M with a Passive Input Stage and 99.2dB SNDR","author":"Li","year":"2024","journal-title":"VLSI"}],"event":{"name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2025,4,13]]},"end":{"date-parts":[[2025,4,17]]}},"container-title":["2025 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982532\/10982698\/10982938.pdf?arnumber=10982938","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T09:33:11Z","timestamp":1747733591000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10982938\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,13]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc63670.2025.10982938","relation":{},"subject":[],"published":{"date-parts":[[2025,4,13]]}}}