{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:24:21Z","timestamp":1772645061622,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,13]]},"DOI":"10.1109\/cicc63670.2025.10983486","type":"proceedings-article","created":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T17:52:03Z","timestamp":1747677123000},"page":"1-3","source":"Crossref","is-referenced-by-count":2,"title":["A 32GS\/s 8b 16\u00d7 Time-Interleaved Hybrid ADC with Self-Detection Offset Calibration, DLL-Based T<sub>LSB<\/sub> PVT Variation Calibration and VTC Gain Self-Tracking"],"prefix":"10.1109","author":[{"given":"Hongzhi","family":"Liang","sequence":"first","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Jun","family":"Chang","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Yixiao","family":"Luo","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Zeyu","family":"Peng","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Weimin","family":"Zhou","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Li","family":"Dang","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Yue","family":"Cao","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Haolin","family":"Han","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Yi","family":"Shen","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Ruixue","family":"Ding","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Xidian University,xian,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2875091"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.2017.7993699"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067573"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/vlsitechnologyandcir46783.2024.10631522"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067822"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062986"},{"key":"ref7","first-page":"404","article-title":"A 4-to-11 GHz Injection-Locked Quarter-Rate Clocking for an Adaptive 153fJ\/b Optical Receiver in 28nm FDSOI CMOS","author":"Raj","year":"2015","journal-title":"ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365800"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/cicc53496.2022.9772785"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2019.2959511"},{"key":"ref11","first-page":"1","article-title":"A 5GS\/s 38.04dB SNDR Single-Channel TDC-Assisted Hybrid ADC with A\/4 Transmission Line Based Time Quantizer Achieving a PVT Robustness 416.6fs Time Step","author":"Liang","year":"2023","journal-title":"ASSCC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2017.2702742"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2018.8310348"},{"key":"ref14","first-page":"1","article-title":"Open-Source Synthesizable Analog Blocks for High-Speed LinkDesigns:20-GS\/s 5b ENOB Analog-to-Digital Converter and 5-GHz Phase Interpolator","volume-title":"IEEE Symp. VLSI Circuits","author":"Le"},{"key":"ref15","first-page":"396","article-title":"A 42GS\/s 7b 16nm Massively Time-Interleaved Siope-ADC","author":"Martens","year":"2024","journal-title":"ISSCC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454355"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067439"}],"event":{"name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2025,4,13]]},"end":{"date-parts":[[2025,4,17]]}},"container-title":["2025 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982532\/10982698\/10983486.pdf?arnumber=10983486","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T09:49:15Z","timestamp":1747734555000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10983486\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,13]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/cicc63670.2025.10983486","relation":{},"subject":[],"published":{"date-parts":[[2025,4,13]]}}}