{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T07:25:10Z","timestamp":1769757910064,"version":"3.49.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,13]]},"DOI":"10.1109\/cicc63670.2025.10983497","type":"proceedings-article","created":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T13:52:03Z","timestamp":1747662723000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["UCle-Compliant Chiplet Interconnect Design Leveraging Cutting-Edge Packaging Technologies"],"prefix":"10.1109","author":[{"given":"Yu-Jie","family":"Huang","sequence":"first","affiliation":[{"name":"TSMC,Taiwan"}]},{"given":"Mu-Shan","family":"Lin","sequence":"additional","affiliation":[{"name":"TSMC,Taiwan"}]},{"given":"Chien-Chun","family":"Tsai","sequence":"additional","affiliation":[{"name":"TSMC,Taiwan"}]},{"given":"Wei-Chih","family":"Chen","sequence":"additional","affiliation":[{"name":"TSMC,Taiwan"}]},{"given":"Hsin-Hung","family":"Kuo","sequence":"additional","affiliation":[{"name":"TSMC,Taiwan"}]},{"given":"Shu-Chun","family":"Yang","sequence":"additional","affiliation":[{"name":"TSMC,Taiwan"}]},{"given":"Shenggao","family":"Li","sequence":"additional","affiliation":[{"name":"TSMC,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","article-title":"AI and Compute","author":"Amodei","year":"2018","journal-title":"OpenAI"},{"key":"ref2","first-page":"44","article-title":"AMD Chiplet Architecture for High-Performance Server and Desktop Products","volume-title":"2020 IEEE International Solid-State Circuits Conference (ISSCC)","author":"Naffziger"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/vlsic.2019.8778161"},{"key":"ref4","first-page":"1","article-title":"A 7nm 0.46pJ\/bit 20Gbps with BER 1 E-25 Die-to-Die Link Using Minimum Intrinsic Auto Alignment and Noise-Immunity Encode","volume-title":"2021 Symposium on VLSI Technology","author":"Hsu"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42614.2022.9731107"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067477"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42615.2023.10067738"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185334"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454481"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/mm.2020.3040410"},{"key":"ref11","article-title":"OpenHBI Specification Version 1.0","year":"2021","journal-title":"Open Compute Project"},{"key":"ref12","year":"2019","journal-title":"Advanced Interface Bus (AIB) Specifications"},{"key":"ref13","year":"2024","journal-title":"Universal Chiplet Interconnect Express (UCle) Specification Revision 2.0."},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ectc.2016.65"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2017.2737644"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ectc.2016.201"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19573.2019.8993577"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19573.2019.8993498"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ectc32862.2020.00013"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ectc51529.2024.00022"}],"event":{"name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2025,4,13]]},"end":{"date-parts":[[2025,4,17]]}},"container-title":["2025 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982532\/10982698\/10983497.pdf?arnumber=10983497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T20:54:19Z","timestamp":1768337659000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10983497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,13]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/cicc63670.2025.10983497","relation":{},"subject":[],"published":{"date-parts":[[2025,4,13]]}}}