{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T06:44:48Z","timestamp":1769755488253,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,13]]},"DOI":"10.1109\/cicc63670.2025.10983523","type":"proceedings-article","created":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T13:52:03Z","timestamp":1747662723000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["A 22.4-25.6GHz Ping-Pong Sub-Sampling PLL Featuring Unified Supply Voltage and Balanced 2<sup>nd<\/sup> Harmonic Extraction Achieving 45.8fs<sub>rms<\/sub> Jitter and -254.3dB FoM"],"prefix":"10.1109","author":[{"given":"Yunbo","family":"Huang","sequence":"first","affiliation":[{"name":"University of Macau,Macao,China"}]},{"given":"Zunsong","family":"Yang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,China"}]},{"given":"Hongyu","family":"Ren","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences,China"}]},{"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[{"name":"University of Macau,Macao,China"}]},{"given":"Yan","family":"Lu","sequence":"additional","affiliation":[{"name":"Tsinghua University,China"}]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[{"name":"Tsinghua University,China"}]},{"given":"Nan","family":"Qi","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors,Chinese Academy of Sciences,China"}]},{"given":"Yong","family":"Chen","sequence":"additional","affiliation":[{"name":"Tsinghua University,China"}]}],"member":"263","reference":[{"issue":"4","key":"ref1","first-page":"1381","article-title":"Jitter-Power Trade-Offs in PLLs","volume":"68","author":"Razavi","year":"2021","journal-title":"TCAS-I"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC.2019.8662364","article-title":"A 25.4-to-29.5GHz 10.2mW Isolated Sub-Sampling PLL Achieving -252.9dB Jitter-Power FoM and -63dBc Reference Spur","volume-title":"ISSCC","author":"Yang","year":"2019"},{"key":"ref3","article-title":"A 23.2-to-26GHz Sub-Sampling PLL Achieving 48.3fsrms Jitter, -253.5dB FoMJ, and 0.55\u00b5s Locking Time Based on a Function-Reused VCO-Buffer and a Type-I FLL with Rapid Phase Alignment","volume-title":"ISSCC","author":"Li","year":"2024"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC49657.2024.10454484","article-title":"A 281GHz, -1.5dBm Output-Power CMOS Signal Source Adopting a 46fsrms Jitter D-Band Cascaded Subharmonically Injection-Locked Sub-Sampling PLL with a 274MHz Reference","volume-title":"ISSCC","author":"Moon","year":"2024"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1109\/CICC60959.2024.10529091","article-title":"A 20-24-GHz DPSSPLL with Charge-Domain Bandwidth Optimization Scheme Achieving 61.3-fs RMS Jitter and -253-dB FoMJitter","volume-title":"CICC","author":"Wang","year":"2024"},{"key":"ref6","article-title":"An 18.8-to-23.3 GHz ADPLL Based on Charge-Steering-Sampling Technique Achieving 75.9 fs RMS Jitter and -252 dB FoM","volume-title":"VLSI","author":"Tao","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2015.2442998"},{"issue":"3","key":"ref8","first-page":"755","article-title":"A Low-Noise Fractional-N Digital Frequency Synthesizer With Implicit Frequency Tripling for mm-Wave Applications","volume":"54","author":"Zong","year":"2019","journal-title":"JSSC"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC19947.2020.9063024","article-title":"A 21.7-to-26.5GHz Charge-Sharing Locking Quadrature PLL with Implicit Digital Frequency-Tracking Loop Achieving 75fs Jitter and -250dB FoM","volume-title":"ISSCC","author":"Hu","year":"2020"},{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC42614.2022.9731578","article-title":"A 25.8GHz integer-N PLL with Time-Amplifying Phase-Frequency Detector Achieving 60fsrms Jitter, -252.8dB FoMJ, and Robust Lock Acquisition Performance","volume-title":"ISSCC","author":"Geng","year":"2022"},{"issue":"7","key":"ref11","first-page":"1997","article-title":"Design and Analysis of 55\u201363-GHz Fundamental Quad-Core VCO With NMOS-Only Stacked Oscillator in 28-nm CMOS","volume":"57","author":"Balamurali","year":"2022","journal-title":"JSSC"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC49657.2024.10454291","article-title":"A 0.027mm2 5.6-7.8GHz Ring-Oscillator-Based Ping-Pong Sampling PLL Scoring 220.3fsrms Jitter and -74.2dBc Reference Spur","volume-title":"ISSCC","author":"Huang","year":"2024"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2016.2528997"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/RFIC51843.2021.9490476","article-title":"A 18.9-22.3GHz Dual-Core Digital PLL with On-Chip Power Combination for Phase Noise and Power Scalability","volume-title":"RFIC","author":"Karman","year":"2021"}],"event":{"name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2025,4,13]]},"end":{"date-parts":[[2025,4,17]]}},"container-title":["2025 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982532\/10982698\/10983523.pdf?arnumber=10983523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,2]],"date-time":"2025-09-02T17:28:40Z","timestamp":1756834120000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10983523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,13]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/cicc63670.2025.10983523","relation":{},"subject":[],"published":{"date-parts":[[2025,4,13]]}}}