{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:08:12Z","timestamp":1781885292331,"version":"3.54.5"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304098"],"award-info":[{"award-number":["62304098"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003453","name":"Natural Science Foundation of Guangdong Province under","doi-asserted-by":"publisher","award":["2024A1515013269"],"award-info":[{"award-number":["2024A1515013269"]}],"id":[{"id":"10.13039\/501100003453","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,13]]},"DOI":"10.1109\/cicc63670.2025.10983562","type":"proceedings-article","created":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T13:52:03Z","timestamp":1747662723000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["A 24.6-to-30.6GHz Magnetic-Isolated Sub-Sampling PLL with a Fast-Locking FLL Achieving 64.9fs Jitter, \u2212253.3dB FoM\n                    <sub>J<\/sub>\n                    , and \u221269.1dBc Reference Spur in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Hanzhang","family":"Cao","sequence":"first","affiliation":[{"name":"Southern University of Science and Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chuqiao","family":"Wang","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanwei","family":"Liu","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wen","family":"Wu","sequence":"additional","affiliation":[{"name":"Nanjing University of Science and Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tongde","family":"Huang","sequence":"additional","affiliation":[{"name":"Nanjing University of Science and Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaolong","family":"Liu","sequence":"additional","affiliation":[{"name":"Southern University of Science and Technology,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"392","article-title":"A 2.2GHz 7.6mW Sub-Sampling PLL with \u2212126dBc\/Hz In-Band Phase Noise and 0.15ps rms Jitter in 0.18\u03bcm CMOS","author":"Gao","year":"2009","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662364"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454298"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2791486"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2024.3368190"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3274178"},{"key":"ref7","first-page":"1","article-title":"A 24\u201330 GHz Cascaded QPLL Achieving 56.8-fs RMS Jitter and \u2212248.6-dB FoMiitter","author":"Wang","year":"2023","journal-title":"VLSI Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731578"}],"event":{"name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2025,4,13]]},"end":{"date-parts":[[2025,4,17]]}},"container-title":["2025 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982532\/10982698\/10983562.pdf?arnumber=10983562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T19:56:19Z","timestamp":1781207779000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10983562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,13]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/cicc63670.2025.10983562","relation":{},"subject":[],"published":{"date-parts":[[2025,4,13]]}}}