{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:26:21Z","timestamp":1772119581792,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,13]]},"DOI":"10.1109\/cicc63670.2025.10983609","type":"proceedings-article","created":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T17:52:03Z","timestamp":1747677123000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["A 2455\u03bcm<sup>2<\/sup> 1.7Gbps Side-Channel Attack-Resistant Masked HMAC-SHA256 Accelerator in Intel 4 CMOS"],"prefix":"10.1109","author":[{"given":"Sachin","family":"Taneja","sequence":"first","affiliation":[{"name":"Intel Corporation,Circuits Research Lab,Hillsboro,OR,USA"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab,Hillsboro,OR,USA"}]},{"given":"Raghavan","family":"Kumar","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab,Hillsboro,OR,USA"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab,Hillsboro,OR,USA"}]},{"given":"Sanu","family":"Mathew","sequence":"additional","affiliation":[{"name":"Intel Corporation,Circuits Research Lab,Hillsboro,OR,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04101-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/esscirc.2018.8494257"},{"key":"ref3","first-page":"317","article-title":"Differential Power Analysis of HMAC Based on SHA-2 and Countermeasures","volume":"4867","author":"McEvoy","year":"2007","journal-title":"WISA 2007, Lecture Notes in Computer Science"},{"key":"ref4","first-page":"1","article-title":"Differential power analysis of HMAC SHA-2 in the Hamming weight model","volume-title":"2013 International Conference on Security and Cryptography (SECRYPT)","author":"Bela\u00efd","year":"2013"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/asicon.2017.8252479"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2006.885974"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2023.i3.1-29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44709-1_2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48116-5_7"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.414-460"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2024.i2.630-653"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2003.810056"}],"event":{"name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2025,4,13]]},"end":{"date-parts":[[2025,4,17]]}},"container-title":["2025 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982532\/10982698\/10983609.pdf?arnumber=10983609","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T09:53:45Z","timestamp":1747734825000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10983609\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,13]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cicc63670.2025.10983609","relation":{},"subject":[],"published":{"date-parts":[[2025,4,13]]}}}