{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T05:33:49Z","timestamp":1780551229107,"version":"3.54.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T00:00:00Z","timestamp":1744502400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program","doi-asserted-by":"publisher","award":["2022YFB4401904"],"award-info":[{"award-number":["2022YFB4401904"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92473201,62374126,62021004,62227816"],"award-info":[{"award-number":["92473201,62374126,62021004,62227816"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,4,13]]},"DOI":"10.1109\/cicc63670.2025.10983867","type":"proceedings-article","created":{"date-parts":[[2025,5,19]],"date-time":"2025-05-19T17:52:03Z","timestamp":1747677123000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["A 100Gb\/s Transmitter with Digital Pre-Distortion and MUX-Merged Voltage-Mode Driver Achieving 3-Times INL<sub>PP<\/sub> Improvement in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Chenxi","family":"Han","sequence":"first","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoteng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Zhang","sequence":"additional","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuhao","family":"Zhang","sequence":"additional","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongzhi","family":"Liang","sequence":"additional","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yukui","family":"Yu","sequence":"additional","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shubin","family":"Liu","sequence":"additional","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Xidian University,Xi&#x0027;an,China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/cicc60959.2024.10529064"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC42615.2023.10067452","article-title":"A 100Gb\/s 1.6Vppd PAM-8 Transmitter with High Swing 3+1 Hybrid FFE Taps in 40nm","volume-title":"ISSCC","author":"Yang","year":"2023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3109562"},{"issue":"7","key":"ref4","article-title":"A 50\u2013112-Gb\/s PAM-4 transmitter with a fractional-spaced FFE in 65-nm CMOS","volume":"55","author":"Zheng","year":"2020","journal-title":"JSSC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2018.2874040"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2021.3108969"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-024-4072-9"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2019.8662361"},{"key":"ref9","article-title":"An 80-Gb\/s\/pin Single-Ended Voltage-Mode PAM-4 Transmitter With a Pulsewidth Pre-Emphasis and a 4-Tap FFE in 28-nm CMOS","volume-title":"JSSC.","author":"Park","year":"2024"},{"key":"ref10","article-title":"A 32Gb\/s\/pin 0.51pJ\/b Single-Ended Resistor-less Impedance-Matched Transmitter with a T-Coil-Based Edge-Boosting Equalizer in 40nm CMOS","volume-title":"ISSCC","author":"Park","year":"2023"}],"event":{"name":"2025 IEEE Custom Integrated Circuits Conference (CICC)","location":"Boston, MA, USA","start":{"date-parts":[[2025,4,13]]},"end":{"date-parts":[[2025,4,17]]}},"container-title":["2025 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982532\/10982698\/10983867.pdf?arnumber=10983867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T09:59:53Z","timestamp":1747735193000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10983867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,13]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/cicc63670.2025.10983867","relation":{},"subject":[],"published":{"date-parts":[[2025,4,13]]}}}