{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T03:13:54Z","timestamp":1778814834106,"version":"3.51.4"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,19]],"date-time":"2026-04-19T00:00:00Z","timestamp":1776556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,19]],"date-time":"2026-04-19T00:00:00Z","timestamp":1776556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,19]]},"DOI":"10.1109\/cicc65509.2026.11509528","type":"proceedings-article","created":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T02:52:39Z","timestamp":1778813559000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A Low-Power 1.2 TFLOPS\/W Merge-Split RVV Processor for Mixed Scalar-Vector Workloads"],"prefix":"10.1109","author":[{"given":"Mattia","family":"Sinigaglia","sequence":"first","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Bertuletti","sequence":"additional","affiliation":[{"name":"ETH Zürich,Integrated Systems Laboratory (IIS),Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianmarco","family":"Ottavi","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirhossein","family":"Kiamarzi","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Perotti","sequence":"additional","affiliation":[{"name":"ETH Zürich,Integrated Systems Laboratory (IIS),Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Tagliavini","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Information Technology, Science and Engineering (DISI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Rossi","sequence":"additional","affiliation":[{"name":"University of Bologna,Department of Electrical, Electronic and Information Engineering (DEI),Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2026 IEEE Custom Integrated Circuits Conference (CICC)","location":"Seattle, WA, USA","start":{"date-parts":[[2026,4,19]]},"end":{"date-parts":[[2026,4,23]]}},"container-title":["2026 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11509458\/11509459\/11509528.pdf?arnumber=11509528","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T02:53:19Z","timestamp":1778813599000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11509528\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,19]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/cicc65509.2026.11509528","relation":{},"subject":[],"published":{"date-parts":[[2026,4,19]]}}}