{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T19:58:50Z","timestamp":1781035130869,"version":"3.54.1"},"reference-count":0,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,19]],"date-time":"2026-04-19T00:00:00Z","timestamp":1776556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,19]],"date-time":"2026-04-19T00:00:00Z","timestamp":1776556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,19]]},"DOI":"10.1109\/cicc65509.2026.11509556","type":"proceedings-article","created":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T02:52:39Z","timestamp":1778813559000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A 32Gb\/s\/lane 0.83Tb\/s\/mm UCIe Compliant Die-to-Die Link Over 25mm Standard Package"],"prefix":"10.1109","author":[{"given":"Zhaokai","family":"Liu","sequence":"first","affiliation":[{"name":"Intel Corporation,Santa Clara,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Susnata","family":"Mondal","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanming","family":"Zhu","sequence":"additional","affiliation":[{"name":"NVIDIA,Santa Clara,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sashank","family":"Krishnamurthy","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shuhei","family":"Yamada","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junyi","family":"Qiu","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Soumya","family":"Bose","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz,Santa Cruz,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zuoguo","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Corporation,Santa Clara,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gerald","family":"Pasdast","sequence":"additional","affiliation":[{"name":"Intel Corporation,Santa Clara,CA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"James","family":"Jaussi","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mozhgan","family":"Mansuri","sequence":"additional","affiliation":[{"name":"Intel Corporation,Hillsboro,OR"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","event":{"name":"2026 IEEE Custom Integrated Circuits Conference (CICC)","location":"Seattle, WA, USA","start":{"date-parts":[[2026,4,19]]},"end":{"date-parts":[[2026,4,23]]}},"container-title":["2026 IEEE Custom Integrated Circuits Conference (CICC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11509458\/11509459\/11509556.pdf?arnumber=11509556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T19:49:47Z","timestamp":1781034587000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11509556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,19]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/cicc65509.2026.11509556","relation":{},"subject":[],"published":{"date-parts":[[2026,4,19]]}}}