{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:36:12Z","timestamp":1725438972609},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/ciip.2009.4937875","type":"proceedings-article","created":{"date-parts":[[2009,5,19]],"date-time":"2009-05-19T19:52:37Z","timestamp":1242762757000},"page":"20-26","source":"Crossref","is-referenced-by-count":1,"title":["An efficient architecture for hardware implementations of image processing algorithms"],"prefix":"10.1109","author":[{"given":"Farzad","family":"Khalvati","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid R.","family":"Tizhoosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/CIISP.2007.369207"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742782"},{"journal-title":"Modern Processor Design","year":"2004","author":"shen","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.2007.50"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1038\/218019a0"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4809(71)90034-6"},{"key":"10","first-page":"1185","article-title":"a partial-result-reuse architecture and its design technique for morphological operations","author":"chien","year":"2001","journal-title":"ICASSP"},{"journal-title":"Hardware Memoization of Mathematical and Trigonometric Functions","year":"2000","author":"citron","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291056"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1993.378089"},{"key":"9","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/PACT.2000.888335","article-title":"exploring sub-block value reuse for superscalar processors","author":"huang jian","year":"2000","journal-title":"Proceedings International Conference on Parallel Architectures and Compilation Techniques PACT-02"},{"key":"8","article-title":"dynamic function result reuse","author":"kavi","year":"2003","journal-title":"ADCOM 11"}],"event":{"name":"2009 IEEE Symposium on Computational Intelligence for Image Processing (CIIP)","start":{"date-parts":[[2009,3,30]]},"location":"Nashville, TN, USA","end":{"date-parts":[[2009,4,2]]}},"container-title":["2009 IEEE Symposium on Computational Intelligence for Image Processing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4911128\/4937867\/04937875.pdf?arnumber=4937875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:02:36Z","timestamp":1497816156000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4937875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ciip.2009.4937875","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}