{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:49:35Z","timestamp":1725490175325},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/cist.2018.8596605","type":"proceedings-article","created":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T23:23:45Z","timestamp":1546298625000},"page":"625-629","source":"Crossref","is-referenced-by-count":1,"title":["Layer Optimization for Power Reduction in Integrated Circuits"],"prefix":"10.1109","author":[{"given":"Lekbir","family":"Cherif","sequence":"first","affiliation":[]},{"given":"Mohamed","family":"Chentouf","sequence":"additional","affiliation":[]},{"given":"Jalal","family":"Benallal","sequence":"additional","affiliation":[]},{"given":"Mohammed","family":"Darmi","sequence":"additional","affiliation":[]},{"given":"Rachid","family":"Elgouri","sequence":"additional","affiliation":[]},{"given":"Nabil","family":"Hmina","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2010.5955034"},{"key":"ref3","first-page":"13","author":"flynn","year":"2007","journal-title":"Low Power Methodology Manual For System-on-Chip Design"},{"journal-title":"Nitro-SoC™ and Olympus-SoC™ Software Version 2017 1 R2","year":"2017","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6040078"},{"journal-title":"Software Version 2017","article-title":"User's Manual","year":"2017","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865491"},{"journal-title":"Software Version 2017","article-title":"Advanced Design Flows Guide","year":"2017","key":"ref12"},{"key":"ref8","article-title":"Power Estimation and Optimisation for ASIPs","author":"cousin","year":"1997","journal-title":"1997 International Symposium on Low Power Electronics and Design"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.bushor.2015.03.008"},{"key":"ref9","article-title":"High Level Design and Optimization for Low Power","author":"macii","year":"1996","journal-title":"NATO Advance Study Low Power in Deep Submicron Electronics"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.911049"}],"event":{"name":"2018 IEEE 5th International Congress on Information Science and Technology (CiSt)","start":{"date-parts":[[2018,10,21]]},"location":"Marrakech","end":{"date-parts":[[2018,10,27]]}},"container-title":["2018 IEEE 5th International Congress on Information Science and Technology (CiSt)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8575702\/8596320\/08596605.pdf?arnumber=8596605","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:06:40Z","timestamp":1643249200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8596605\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/cist.2018.8596605","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}