{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:36:12Z","timestamp":1761978972498,"version":"build-2065373602"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/codes-isss.2013.6658988","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T15:52:07Z","timestamp":1385049127000},"page":"1-8","source":"Crossref","is-referenced-by-count":11,"title":["Reducing inter-core cache contention with an adaptive bank mapping policy in DRAM cache"],"prefix":"10.1109","author":[{"given":"Fazal","family":"Hameed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Bauer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"crossref","first-page":"174","DOI":"10.1145\/1555815.1555778","article-title":"PIPP: Promotion\/insertion pseudo-partitioning of multi-core shared caches","author":"xie","year":"2009","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"15","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/ISSCC.2010.5434074","article-title":"The implementation of Power7TM: A highly parallel and scalable multi-core high-end server processor","author":"wendel","year":"2010","journal-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2010 IEEE International"},{"key":"16","article-title":"Dynamic classification of program memory behaviors in CMPs","author":"xie","year":"2008","journal-title":"2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects (CMPMSI)"},{"key":"13","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1145\/1555815.1555801","article-title":"Scaling the bandwidth wall: Challenges in and avenues for CMP scaling","volume":"37","author":"rogers","year":"2009","journal-title":"SIGArch Computer Architecture News"},{"key":"14","first-page":"22","article-title":"Ultra SPARC T2: A highly-threaded, power efficient, SPARC SOC","author":"shah","year":"2007","journal-title":"IEEE Asian Solid-State Circuits Conf"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2131610"},{"year":"0","key":"1"},{"key":"10","article-title":"Supporting very large DRAM caches with compound access scheduling and miss maps","author":"loh","year":"2012","journal-title":"IEEE Micro Magazine Special Issue on Top Picks in Computer Architecture Conferences"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.030"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176518"},{"key":"4","first-page":"455","article-title":"Managing distributed, shared L2 caches through os-level Page Allocation","author":"cho","year":"2006","journal-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669139"}],"event":{"name":"2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648477\/6658981\/06658988.pdf?arnumber=6658988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T02:53:57Z","timestamp":1498100037000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/codes-isss.2013.6658988","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}