{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:24:55Z","timestamp":1725618295833},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/codes-isss.2013.6658999","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T10:52:07Z","timestamp":1385031127000},"page":"1-10","source":"Crossref","is-referenced-by-count":1,"title":["On the automatic generation of GPU-oriented software applications from RTL IPs"],"prefix":"10.1109","author":[{"given":"Nicola","family":"Bombieri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Fummi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sara","family":"Vinco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1145\/2228360.2228382"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/JPROC.2008.917757"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/ISPDC.2010.26"},{"year":"0","journal-title":"Tegra 2 and Tegra 3 Super Processors","key":"15"},{"year":"0","key":"16"},{"key":"13","first-page":"141","article-title":"On the efficacy of a fused CPU+GPU processor (or APU) for parallel computing","author":"mayank","year":"2011","journal-title":"Proc of ACM SAAHPC"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/ASPDAC.2010.5419903"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/1815961.1816021"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/TEST.2010.5699235"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/1629911.1630056"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/DATE.2012.6176532"},{"year":"0","journal-title":"AMD Fusion APU Era Begins","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1145\/1837274.1837369"},{"key":"7","doi-asserted-by":"crossref","first-page":"822","DOI":"10.1145\/1391469.1391679","article-title":"towards acceleration of fault simulation using graphics processing units","author":"gulati","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/368434.368504"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/HPCC.2011.83"},{"key":"4","first-page":"1332","article-title":"GCS: High-performance gate-level simulation with GP-GPUs","author":"chatterjee","year":"2009","journal-title":"Proc of ACM\/IEEE DATE"},{"year":"0","journal-title":"OpenCL - the Open Standard for Parallel Programming of Heterogeneous Systems","key":"9"},{"year":"2011","journal-title":"International Technology Roadmap for Semiconductors 2011","key":"8"}],"event":{"name":"2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648477\/6658981\/06658999.pdf?arnumber=6658999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T22:53:57Z","timestamp":1498085637000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6658999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/codes-isss.2013.6658999","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}