{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:07Z","timestamp":1763468167091,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/codes-isss.2013.6659002","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T15:52:07Z","timestamp":1385049127000},"page":"1-10","source":"Crossref","is-referenced-by-count":23,"title":["Improving polyhedral code generation for high-level synthesis"],"prefix":"10.1109","author":[{"given":"Wei","family":"Zuo","sequence":"first","affiliation":[]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Louis-Noel","family":"Pouchet","sequence":"additional","affiliation":[]},{"family":"Shunan Zhong","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Cong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-006-0012-3"},{"key":"17","first-page":"159","author":"devos","year":"2007","journal-title":"Transactions on High-performance Embedded Architectures and Compilers I Chapter Finding and Applying Loop Transformations for Generating Optimized FPGA Implementations"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01379404"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457001"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105324"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.20"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145727"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1145\/1375581.1375595","article-title":"A practical automatic polyhedral program optimization system","author":"bondhugula","year":"2008","journal-title":"ACM SIGPLAN conference on Programming Language design and Implementation"},{"key":"21","article-title":"Parametric tiled loop generation for effective parallel execution on multicore processors","author":"hartono","year":"2010","journal-title":"IPDPS"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1239870"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/FMPC.1995.380437"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1096-9128(199607)8:6<445::AID-CPE253>3.0.CO;2-G"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007554627716"},{"key":"26","first-page":"405","article-title":"Parameterized tiled loops for free. SIGPLAN Notices","volume":"42","author":"renganarayanan","year":"2007","journal-title":"Proc of the 2007 PLDI Conf"},{"journal-title":"High Performance Compilers for Parallel Computing","year":"1995","author":"wolfe","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435271"},{"year":"0","key":"3"},{"year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342537"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540967"},{"journal-title":"Xilinx Dsp Designing for Optimal Results","year":"0","key":"6"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772983"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/109625.109631"}],"event":{"name":"2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648477\/6658981\/06659002.pdf?arnumber=6659002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T00:38:59Z","timestamp":1647477539000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6659002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/codes-isss.2013.6659002","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}