{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:38Z","timestamp":1747868738429,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/codes-isss.2013.6659006","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T10:52:07Z","timestamp":1385031127000},"page":"1-9","source":"Crossref","is-referenced-by-count":7,"title":["Scalable NoC-based architecture of neural coding for new efficient associative memories"],"prefix":"10.1109","author":[{"given":"Jean-Philippe","family":"Diguet","sequence":"first","affiliation":[]},{"given":"Marius","family":"Strum","sequence":"additional","affiliation":[]},{"given":"Nicolas","family":"Le Griguer","sequence":"additional","affiliation":[]},{"given":"Lydie","family":"Caetano","sequence":"additional","affiliation":[]},{"given":"Martha Johanna","family":"Sepulveda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"891","DOI":"10.1109\/ASICON.2009.5351550","article-title":"High performance and low latency mapping for neuronal network into network on chip architecture","author":"dong","year":"2009","journal-title":"Proc 5th IEEE Int Conf ASIC (ASICON)"},{"key":"2","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1109\/82.842110","article-title":"Point-to-point connectivity between neuromorphic chips using address events","volume":"47","author":"boahen","year":"2000","journal-title":"IEEE Trans Circuits & Systems"},{"key":"10","doi-asserted-by":"crossref","first-page":"451","DOI":"10.1007\/BFb0020196","article-title":"Increasing the capacity of a hopfield network without sacrificing functionality","author":"storkey","year":"1997","journal-title":"ICANN97 Lecture Notes in Computer Science 1327"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1207\/s15516709cog0901_7"},{"key":"7","first-page":"712","article-title":"Content-addressable memory (cam) circuits and architectures: A tutorial and survey. Solid-State Circuits","volume":"41","author":"pagiamtzis","year":"2006","journal-title":"IEEE Journal of"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271922"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2146789"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7618-5","author":"sheibanyrad","year":"2011","journal-title":"3d Integration for Noc-based Soc Architectures Integrated Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071462"},{"key":"11","first-page":"191","article-title":"A generic reconfigurable neural network on chip","author":"theocharides","year":"2004","journal-title":"SoC Conference"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.23"}],"event":{"name":"2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648477\/6658981\/06659006.pdf?arnumber=6659006","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T22:53:56Z","timestamp":1498085636000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6659006\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/codes-isss.2013.6659006","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}