{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:57:21Z","timestamp":1725573441966},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/codes-isss.2013.6659008","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T15:52:07Z","timestamp":1385049127000},"page":"1-1","source":"Crossref","is-referenced-by-count":0,"title":["Hardware neural network accelerators"],"prefix":"10.1109","author":[{"given":"O.","family":"Temam","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000066"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402898"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485923"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237031"}],"event":{"name":"2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648477\/6658981\/06659008.pdf?arnumber=6659008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:44:23Z","timestamp":1490233463000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6659008\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/codes-isss.2013.6659008","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}