{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:04Z","timestamp":1763468164564,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/codes-isss.2013.6659014","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T15:52:07Z","timestamp":1385049127000},"page":"1-10","source":"Crossref","is-referenced-by-count":21,"title":["VarEMU: An emulation testbed for variability-aware software"],"prefix":"10.1109","author":[{"given":"Lucas","family":"Wanner","sequence":"first","affiliation":[]},{"given":"Salma","family":"Elmalaki","sequence":"additional","affiliation":[]},{"family":"Liangzhen Lai","sequence":"additional","affiliation":[]},{"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Mani","family":"Srivastava","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763007"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"journal-title":"A Platform for Variability Characterization of ARM Cortex M3 Processors","year":"2012","author":"zhang","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.4108\/icst.simutools.2012.247745"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2009.2031789"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391967"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2223467"},{"journal-title":"Digital Arithmetic","year":"2004","author":"ercegovac","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289866"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1353536.1346315"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/CCE.2006.350835"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2167360"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176660"},{"journal-title":"QEMU Open Source Processor Emulator","year":"2013","key":"25"},{"key":"26","volume":"996","author":"rabaey","year":"1996","journal-title":"Digital Integrated Circuits"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333754"},{"journal-title":"SIMICS","year":"2013","key":"28"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44687-7_51","article-title":"FPGA-based fault injection techniques for fast evaluation of fault tolerance in VLSI circuits","author":"civera","year":"2001","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"key":"1","article-title":"Vipzone: Os-level memory variability-driven physical address zoning for energy savings","author":"angel","year":"2012","journal-title":"CODES+ISSS"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1984.1052168"},{"key":"7","article-title":"Gcs: High-performance gate-level simulation with GPGPUs","author":"chatterjee","year":"2009","journal-title":"DATE"},{"key":"6","article-title":"On the efficacy of NBTI mitigation techniques","author":"chan","year":"2011","journal-title":"DATE"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2203325"},{"journal-title":"BSIM User Manual","year":"2013","key":"5"},{"key":"31","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/1278480.1278573","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"wenping wang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2168433"}],"event":{"name":"2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","start":{"date-parts":[[2013,9,29]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648477\/6658981\/06659014.pdf?arnumber=6659014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T02:53:58Z","timestamp":1498100038000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6659014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/codes-isss.2013.6659014","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}