{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T07:26:01Z","timestamp":1767857161933,"version":"3.49.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/codes-isss.2013.6659023","type":"proceedings-article","created":{"date-parts":[[2013,11,21]],"date-time":"2013-11-21T15:52:07Z","timestamp":1385049127000},"page":"1-10","source":"Crossref","is-referenced-by-count":22,"title":["Automated, retargetable back-annotation for host compiled performance and power modeling"],"prefix":"10.1109","author":[{"given":"Suhas","family":"Chakravarty","sequence":"first","affiliation":[]},{"family":"Zhuoran Zhao","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Gerstlauer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.82"},{"key":"17","article-title":"Source-level timing annotation for fast and accurate TLM computation model generation","author":"lin","year":"2010","journal-title":"ASP-DAC"},{"key":"18","year":"0","journal-title":"MiBench Version 1 0"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450168"},{"key":"16","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69338-3_13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403380"},{"key":"11","author":"goswami","year":"2011","journal-title":"ExtractCFG A Framework to Enable Accurate Timing Back Annotation of C Language Source Code"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380527"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2039153"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228383"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081615"},{"key":"23","year":"0","journal-title":"RBA Version 1 0"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1698759.1698760"},{"key":"25","article-title":"High performance timing simulation of embedded software","author":"schnerr","year":"2008","journal-title":"DAC"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024838"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.69"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"29","article-title":"Accurate source-level simulation of embedded software with respect to compiler optimizations","author":"wang","year":"2012","journal-title":"DATE"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874048"},{"key":"2","article-title":"Software energy estimates based on statistical characterisation of intermediate compilation code","author":"brandolese","year":"2011","journal-title":"ISLPED"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164947"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796537"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629973"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1112"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466495"},{"key":"32","article-title":"An efficient time annotation technique in abstract RTOS simulations for multiprocessor task migration","author":"zabel","year":"2008","journal-title":"DIPES"},{"key":"5","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"31","article-title":"Fast and accurate software performance estimation during high-level embedded system design","author":"wang","year":"2008","journal-title":"WOSP"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.2001.924658"},{"key":"9","year":"0"},{"key":"8","article-title":"Transaction level statistical analysis for efficient microarchitecture power and performance studies","author":"copty","year":"2011","journal-title":"DAC"}],"event":{"name":"2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","location":"Montreal, QC, Canada","start":{"date-parts":[[2013,9,29]]},"end":{"date-parts":[[2013,10,4]]}},"container-title":["2013 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6648477\/6658981\/06659023.pdf?arnumber=6659023","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T01:37:54Z","timestamp":1490233074000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6659023\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/codes-isss.2013.6659023","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}