{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T17:07:46Z","timestamp":1774631266655,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,20]],"date-time":"2020-09-20T00:00:00Z","timestamp":1600560000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,20]],"date-time":"2020-09-20T00:00:00Z","timestamp":1600560000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,20]],"date-time":"2020-09-20T00:00:00Z","timestamp":1600560000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9,20]]},"DOI":"10.1109\/codesisss51650.2020.9244038","type":"proceedings-article","created":{"date-parts":[[2020,11,9]],"date-time":"2020-11-09T22:20:58Z","timestamp":1604960458000},"page":"34-36","source":"Crossref","is-referenced-by-count":4,"title":["A Fast Design Space Exploration Framework for the Deep Learning Accelerators: Work-in-Progress"],"prefix":"10.1109","author":[{"given":"Alessio","family":"Colucci","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Marchisio","sequence":"additional","affiliation":[]},{"given":"Beatrice","family":"Bussolino","sequence":"additional","affiliation":[]},{"given":"Voitech","family":"Mrazek","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Martina","sequence":"additional","affiliation":[]},{"given":"Guido","family":"Masera","sequence":"additional","affiliation":[]},{"given":"Muhammad","family":"Shafique","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714922"},{"key":"ref11","article-title":"ElasticSimMATE: A fast and accurate gem5 trace-driven simulator for multicore systems","author":"cifuentes","year":"2017","journal-title":"ReCoSoC"},{"key":"ref12","article-title":"A Comparison of x86 Computer Architecture Simulators","author":"akram","year":"2016","journal-title":"CASRL"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665689"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942127"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01098"},{"key":"ref16","author":"lecun","year":"0","journal-title":"The MNIST Database of Handwritten Digits"},{"key":"ref17","article-title":"ImageNet Classification with Deep Convolutional Neural Networks","author":"krizhevsky","year":"2012","journal-title":"NIPS"},{"key":"ref18","article-title":"SCALE-Sim: Systolic CNN Accelerator Simulator","author":"samajdar","year":"2018","journal-title":"ArXiv"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2020.2971217"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00105"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/fi12070113"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"ref7","author":"hanif","year":"2018","journal-title":"MPNA A Massively-Parallel Neural Array Accelerator With Dataflow Optimization for Convolutional Neural Networks"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref1","article-title":"Deep learning","author":"lecun","year":"2015","journal-title":"Nature Cell Biology"},{"key":"ref9","article-title":"Dynamic Routing Between Capsules","author":"sabour","year":"2017","journal-title":"NIPS"}],"event":{"name":"2020 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)","location":"Shanghai, China","start":{"date-parts":[[2020,9,20]]},"end":{"date-parts":[[2020,9,25]]}},"container-title":["2020 International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9243929\/9244015\/09244038.pdf?arnumber=9244038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:39:42Z","timestamp":1656344382000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9244038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,20]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/codesisss51650.2020.9244038","relation":{},"subject":[],"published":{"date-parts":[[2020,9,20]]}}}